OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [cmod.ucf] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 dgisselq
################################################################################
2
##
3
## Filename:    cmod.ucf
4
##
5
## Project:     CMod S6 System on a Chip, ZipCPU demonstration project
6
##
7
## Purpose:     This file is really from Digilent, and so the copyright
8
##              statement below applies only to those changes that have been
9
##      made to modify it to support the CMod S6 SoC project.  That said ...
10
##
11
##      This file specifies the pin connections for all of the peripherals
12
##      connected to the Cmod S6 SoC.
13
##
14
##
15
## Creator:     Dan Gisselquist, Ph.D.
16
##              Gisselquist Technology, LLC
17
##
18
################################################################################
19
##
20
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
21
##
22
## This program is free software (firmware): you can redistribute it and/or
23
## modify it under the terms of  the GNU General Public License as published
24
## by the Free Software Foundation, either version 3 of the License, or (at
25
## your option) any later version.
26
##
27
## This program is distributed in the hope that it will be useful, but WITHOUT
28
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
29
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
30
## for more details.
31
##
32
## You should have received a copy of the GNU General Public License along
33
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
34
## target there if the PDF file isn't present.)  If not, see
35
##  for a copy.
36
##
37
## License:     GPL, v3, as defined and found on www.gnu.org,
38
##              http://www.gnu.org/licenses/gpl.html
39
##
40
##
41
################################################################################
42
##
43
##
44
 
45 2 dgisselq
#FPGA_GCLK
46
NET "i_clk_8mhz" LOC = "N8" | IOSTANDARD = LVCMOS33;
47
NET "i_clk_8mhz" TNM_NET = "i_clk_8mhz";
48
TIMESPEC "TSi_clk_8mhz" = PERIOD "i_clk_8mhz" 125.0 ns HIGH 50%;
49
 
50
#CLK_LFC
51
# NET "i_clk_pps" LOC = "N7" | IOSTANDARD = LVCMOS33;
52
 
53
#BTNs
54
NET "i_btn<0>" LOC = "P8" | IOSTANDARD = LVCMOS33;
55
NET "i_btn<1>" LOC = "P9" | IOSTANDARD = LVCMOS33;
56
 
57
#LEDs
58
NET "o_led<0>" LOC = "N3" | IOSTANDARD = LVCMOS33;
59
NET "o_led<1>" LOC = "P3" | IOSTANDARD = LVCMOS33;
60
NET "o_led<2>" LOC = "N4" | IOSTANDARD = LVCMOS33;
61
NET "o_led<3>" LOC = "P4" | IOSTANDARD = LVCMOS33;
62
 
63
# Flash
64
NET "o_qspi_sck"     LOC="N13"  | IOSTANDARD = LVCMOS33;
65
NET "o_qspi_cs_n"    LOC="P2"   | IOSTANDARD = LVCMOS33;
66
NET "io_qspi_dat<0>" LOC="P11"     | IOSTANDARD = LVCMOS33;
67
NET "io_qspi_dat<1>" LOC="N11"     | IOSTANDARD = LVCMOS33;
68
NET "io_qspi_dat<2>" LOC="N10"     | IOSTANDARD = LVCMOS33;
69
NET "io_qspi_dat<3>" LOC="P10"     | IOSTANDARD = LVCMOS33;
70
 
71
#DEPP Signals
72 8 dgisselq
NET "o_depp_wait"     LOC = "B6"  | IOSTANDARD = LVCMOS33;
73
NET "i_depp_astb_n"   LOC = "A6"  | IOSTANDARD = LVCMOS33;
74
NET "i_depp_dstb_n"   LOC = "B7"  | IOSTANDARD = LVCMOS33;
75
NET "i_depp_write_n"  LOC = "A7"  | IOSTANDARD = LVCMOS33;
76
NET "io_depp_data<0>" LOC = "B9"  | IOSTANDARD = LVCMOS33;
77
NET "io_depp_data<1>" LOC = "A9"  | IOSTANDARD = LVCMOS33;
78
NET "io_depp_data<2>" LOC = "B10" | IOSTANDARD = LVCMOS33;
79
NET "io_depp_data<3>" LOC = "A10" | IOSTANDARD = LVCMOS33;
80
NET "io_depp_data<4>" LOC = "B11" | IOSTANDARD = LVCMOS33;
81
NET "io_depp_data<5>" LOC = "A11" | IOSTANDARD = LVCMOS33;
82
NET "io_depp_data<6>" LOC = "B12" | IOSTANDARD = LVCMOS33;
83
NET "io_depp_data<7>" LOC = "A12" | IOSTANDARD = LVCMOS33;
84 2 dgisselq
 
85
#IO PORTs
86
 
87 6 dgisselq
# UART: PIO26 (CTS), PIO27 (TXD), PIO28(RXD), PIO29(RTS)
88 12 dgisselq
NET "i_uart"  LOC = "B3"  | IOSTANDARD = LVCMOS33;
89
NET "o_uart"  LOC = "A2"  | IOSTANDARD = LVCMOS33;
90
NET "i_uart_rts" LOC = "B1"  | IOSTANDARD = LVCMOS33;
91
NET "o_uart_cts" LOC = "A3"  | IOSTANDARD = LVCMOS33;
92 6 dgisselq
# PWM-Audio: Shutdown (PIO46), Gain (PIO47), PWM-Audio (PIO48)
93
NET "o_pwm"   LOC = "M2" | IOSTANDARD = LVCMOS33;
94
NET "o_pwm_shutdown_n" LOC = "L2" | IOSTANDARD = LVCMOS33 | PULLUP;
95
NET "o_pwm_gain"       LOC = "M1" | IOSTANDARD = LVCMOS33 | PULLUP;
96
# I2C
97 11 dgisselq
NET "io_scl"  LOC = "E14" | IOSTANDARD = LVCMOS33 | PULLUP;     # io_scl, PIO44
98
NET "io_sda"  LOC = "G13" | IOSTANDARD = LVCMOS33 | PULLUP;     # io_sda, PIO45
99 2 dgisselq
 
100
#
101 6 dgisselq
# o_gpio<0> and o_gpio<1> have been borrowed for io_scl and io_sda, hence we
102
# start our count here at 2
103
#
104 11 dgisselq
# NET "o_gpio<0>"  LOC = "G13" | IOSTANDARD = LVCMOS33;    # io_sda
105
# NET "o_gpio<1>"  LOC = "E14" | IOSTANDARD = LVCMOS33;    # io_scl
106
NET "o_gpio<2>"  LOC = "D13" | IOSTANDARD = LVCMOS33;      # display o_mosi
107
NET "o_gpio<3>"  LOC = "E13" | IOSTANDARD = LVCMOS33;      # display o_sck
108
NET "o_gpio<4>"  LOC = "C13" | IOSTANDARD = LVCMOS33;      # display o_ss
109
NET "o_gpio<5>"  LOC = "G14" | IOSTANDARD = LVCMOS33;
110
NET "o_gpio<6>"  LOC = "F13" | IOSTANDARD = LVCMOS33;
111
NET "o_gpio<7>"  LOC = "F14" | IOSTANDARD = LVCMOS33;
112
NET "o_gpio<8>"  LOC = "H13" | IOSTANDARD = LVCMOS33;
113 2 dgisselq
NET "o_gpio<9>"  LOC = "H14" | IOSTANDARD = LVCMOS33;
114 11 dgisselq
NET "o_gpio<10>" LOC = "J13" | IOSTANDARD = LVCMOS33;
115
NET "o_gpio<11>" LOC = "J14" | IOSTANDARD = LVCMOS33;
116
NET "o_gpio<12>" LOC = "C1" | IOSTANDARD = LVCMOS33;
117
NET "o_gpio<13>" LOC = "D1" | IOSTANDARD = LVCMOS33;
118
NET "o_gpio<14>" LOC = "D2" | IOSTANDARD = LVCMOS33;
119
NET "o_gpio<15>" LOC = "E1" | IOSTANDARD = LVCMOS33;
120 2 dgisselq
 
121 6 dgisselq
#
122
# As with the o_gpio wires, i_gpio<0> and i_gpio<1> have been borrowed for
123
# io_scl and io_sda, hence we start our count here at 2
124
#
125 11 dgisselq
# NET "i_gpio<0>"  LOC = "G13" | IOSTANDARD = LVCMOS33;    # io_sda
126
# NET "i_gpio<1>"  LOC = "E14" | IOSTANDARD = LVCMOS33;    # io_scl
127
NET "i_gpio<2>"  LOC = "D14" | IOSTANDARD = LVCMOS33;      # display miso
128
NET "i_gpio<3>"  LOC = "E2" | IOSTANDARD = LVCMOS33;
129
NET "i_gpio<4>"  LOC = "F1" | IOSTANDARD = LVCMOS33;
130
NET "i_gpio<5>"  LOC = "F2" | IOSTANDARD = LVCMOS33;
131
NET "i_gpio<6>"  LOC = "H1" | IOSTANDARD = LVCMOS33;
132
NET "i_gpio<7>"  LOC = "H2" | IOSTANDARD = LVCMOS33;
133
NET "i_gpio<8>"  LOC = "G1" | IOSTANDARD = LVCMOS33;
134
NET "i_gpio<9>"  LOC = "G2" | IOSTANDARD = LVCMOS33;
135
NET "i_gpio<10>" LOC = "J1" | IOSTANDARD = LVCMOS33;
136
NET "i_gpio<11>" LOC = "J2" | IOSTANDARD = LVCMOS33;
137
NET "i_gpio<12>" LOC = "K1" | IOSTANDARD = LVCMOS33;
138
NET "i_gpio<13>" LOC = "K2" | IOSTANDARD = LVCMOS33;
139
NET "i_gpio<14>" LOC = "L1" | IOSTANDARD = LVCMOS33;
140
NET "i_gpio<15>" LOC = "N12" | IOSTANDARD = LVCMOS33;
141 2 dgisselq
 
142 11 dgisselq
NET "o_kp_col<0>" LOC = "P5" | IOSTANDARD = LVCMOS33 | PULLUP;
143
NET "o_kp_col<1>" LOC = "N5" | IOSTANDARD = LVCMOS33 | PULLUP;
144
NET "o_kp_col<2>" LOC = "N6" | IOSTANDARD = LVCMOS33 | PULLUP;
145
NET "o_kp_col<3>" LOC = "P7" | IOSTANDARD = LVCMOS33 | PULLUP;
146 8 dgisselq
 
147 11 dgisselq
NET "i_kp_row<0>" LOC = "L14" | IOSTANDARD = LVCMOS33 | PULLUP;
148
NET "i_kp_row<1>" LOC = "L13"  | IOSTANDARD = LVCMOS33 | PULLUP;
149
NET "i_kp_row<2>" LOC = "K14" | IOSTANDARD = LVCMOS33 | PULLUP;
150
NET "i_kp_row<3>" LOC = "K13" | IOSTANDARD = LVCMOS33 | PULLUP;
151 8 dgisselq
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.