OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [cmod.ucf] - Blame information for rev 8

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 dgisselq
################################################################################
2
##
3
## Filename:    cmod.ucf
4
##
5
## Project:     CMod S6 System on a Chip, ZipCPU demonstration project
6
##
7
## Purpose:     This file is really from Digilent, and so the copyright
8
##              statement below applies only to those changes that have been
9
##      made to modify it to support the CMod S6 SoC project.  That said ...
10
##
11
##      This file specifies the pin connections for all of the peripherals
12
##      connected to the Cmod S6 SoC.
13
##
14
##
15
## Creator:     Dan Gisselquist, Ph.D.
16
##              Gisselquist Technology, LLC
17
##
18
################################################################################
19
##
20
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
21
##
22
## This program is free software (firmware): you can redistribute it and/or
23
## modify it under the terms of  the GNU General Public License as published
24
## by the Free Software Foundation, either version 3 of the License, or (at
25
## your option) any later version.
26
##
27
## This program is distributed in the hope that it will be useful, but WITHOUT
28
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
29
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
30
## for more details.
31
##
32
## You should have received a copy of the GNU General Public License along
33
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
34
## target there if the PDF file isn't present.)  If not, see
35
##  for a copy.
36
##
37
## License:     GPL, v3, as defined and found on www.gnu.org,
38
##              http://www.gnu.org/licenses/gpl.html
39
##
40
##
41
################################################################################
42
##
43
##
44
 
45 2 dgisselq
#FPGA_GCLK
46
NET "i_clk_8mhz" LOC = "N8" | IOSTANDARD = LVCMOS33;
47
NET "i_clk_8mhz" TNM_NET = "i_clk_8mhz";
48
TIMESPEC "TSi_clk_8mhz" = PERIOD "i_clk_8mhz" 125.0 ns HIGH 50%;
49
 
50
#CLK_LFC
51
# NET "i_clk_pps" LOC = "N7" | IOSTANDARD = LVCMOS33;
52
 
53
#BTNs
54
NET "i_btn<0>" LOC = "P8" | IOSTANDARD = LVCMOS33;
55
NET "i_btn<1>" LOC = "P9" | IOSTANDARD = LVCMOS33;
56
 
57
#LEDs
58
NET "o_led<0>" LOC = "N3" | IOSTANDARD = LVCMOS33;
59
NET "o_led<1>" LOC = "P3" | IOSTANDARD = LVCMOS33;
60
NET "o_led<2>" LOC = "N4" | IOSTANDARD = LVCMOS33;
61
NET "o_led<3>" LOC = "P4" | IOSTANDARD = LVCMOS33;
62
 
63
# Flash
64
NET "o_qspi_sck"     LOC="N13"  | IOSTANDARD = LVCMOS33;
65
NET "o_qspi_cs_n"    LOC="P2"   | IOSTANDARD = LVCMOS33;
66
NET "io_qspi_dat<0>" LOC="P11"     | IOSTANDARD = LVCMOS33;
67
NET "io_qspi_dat<1>" LOC="N11"     | IOSTANDARD = LVCMOS33;
68
NET "io_qspi_dat<2>" LOC="N10"     | IOSTANDARD = LVCMOS33;
69
NET "io_qspi_dat<3>" LOC="P10"     | IOSTANDARD = LVCMOS33;
70
 
71
#DEPP Signals
72 8 dgisselq
NET "o_depp_wait"     LOC = "B6"  | IOSTANDARD = LVCMOS33;
73
NET "i_depp_astb_n"   LOC = "A6"  | IOSTANDARD = LVCMOS33;
74
NET "i_depp_dstb_n"   LOC = "B7"  | IOSTANDARD = LVCMOS33;
75
NET "i_depp_write_n"  LOC = "A7"  | IOSTANDARD = LVCMOS33;
76
NET "io_depp_data<0>" LOC = "B9"  | IOSTANDARD = LVCMOS33;
77
NET "io_depp_data<1>" LOC = "A9"  | IOSTANDARD = LVCMOS33;
78
NET "io_depp_data<2>" LOC = "B10" | IOSTANDARD = LVCMOS33;
79
NET "io_depp_data<3>" LOC = "A10" | IOSTANDARD = LVCMOS33;
80
NET "io_depp_data<4>" LOC = "B11" | IOSTANDARD = LVCMOS33;
81
NET "io_depp_data<5>" LOC = "A11" | IOSTANDARD = LVCMOS33;
82
NET "io_depp_data<6>" LOC = "B12" | IOSTANDARD = LVCMOS33;
83
NET "io_depp_data<7>" LOC = "A12" | IOSTANDARD = LVCMOS33;
84 2 dgisselq
 
85
#IO PORTs
86
 
87 6 dgisselq
# UART: PIO26 (CTS), PIO27 (TXD), PIO28(RXD), PIO29(RTS)
88
NET "i_uart"  LOC = "A2"  | IOSTANDARD = LVCMOS33;
89
NET "o_uart"  LOC = "B3"  | IOSTANDARD = LVCMOS33;
90
NET "i_uart_cts" LOC = "A3"  | IOSTANDARD = LVCMOS33;
91
NET "o_uart_rts" LOC = "B1"  | IOSTANDARD = LVCMOS33;
92
# PWM-Audio: Shutdown (PIO46), Gain (PIO47), PWM-Audio (PIO48)
93
NET "o_pwm"   LOC = "M2" | IOSTANDARD = LVCMOS33;
94
NET "o_pwm_shutdown_n" LOC = "L2" | IOSTANDARD = LVCMOS33 | PULLUP;
95
NET "o_pwm_gain"       LOC = "M1" | IOSTANDARD = LVCMOS33 | PULLUP;
96
# I2C
97
NET "io_scl"  LOC = "K2" | IOSTANDARD = LVCMOS33 | PULLUP;      # io_scl, PIO44
98
NET "io_sda"  LOC = "L1" | IOSTANDARD = LVCMOS33 | PULLUP;      # io_sda, PIO45
99 2 dgisselq
 
100
#
101 6 dgisselq
# o_gpio<0> and o_gpio<1> have been borrowed for io_scl and io_sda, hence we
102
# start our count here at 2
103
#
104
NET "o_gpio<2>"  LOC = "N12" | IOSTANDARD = LVCMOS33;      # display o_mosi
105
NET "o_gpio<3>"  LOC = "L14" | IOSTANDARD = LVCMOS33;      # display o_sck
106
NET "o_gpio<4>"  LOC = "L13" | IOSTANDARD = LVCMOS33;      # display o_ss
107 2 dgisselq
NET "o_gpio<5>"  LOC = "K14" | IOSTANDARD = LVCMOS33;
108
NET "o_gpio<6>"  LOC = "K13" | IOSTANDARD = LVCMOS33;
109
NET "o_gpio<7>"  LOC = "J14" | IOSTANDARD = LVCMOS33;
110
NET "o_gpio<8>"  LOC = "J13" | IOSTANDARD = LVCMOS33;
111
NET "o_gpio<9>"  LOC = "H14" | IOSTANDARD = LVCMOS33;
112
NET "o_gpio<10>" LOC = "H13" | IOSTANDARD = LVCMOS33;
113
NET "o_gpio<11>" LOC = "F14" | IOSTANDARD = LVCMOS33;
114
NET "o_gpio<12>" LOC = "F13" | IOSTANDARD = LVCMOS33;
115
NET "o_gpio<13>" LOC = "G14" | IOSTANDARD = LVCMOS33;
116
NET "o_gpio<14>" LOC = "G13" | IOSTANDARD = LVCMOS33;
117
NET "o_gpio<15>" LOC = "E14" | IOSTANDARD = LVCMOS33;
118
 
119 6 dgisselq
#
120
# As with the o_gpio wires, i_gpio<0> and i_gpio<1> have been borrowed for
121
# io_scl and io_sda, hence we start our count here at 2
122
#
123 2 dgisselq
# NET "i_gpio<0>"  LOC = "A3" | IOSTANDARD = LVCMOS33;
124
# NET "i_gpio<1>"  LOC = "B3" | IOSTANDARD = LVCMOS33;
125 6 dgisselq
NET "i_gpio<2>"  LOC = "P5" | IOSTANDARD = LVCMOS33;       # display miso
126
NET "i_gpio<3>"  LOC = "D14" | IOSTANDARD = LVCMOS33;
127 2 dgisselq
NET "i_gpio<4>"  LOC = "C1" | IOSTANDARD = LVCMOS33;
128
NET "i_gpio<5>"  LOC = "D1" | IOSTANDARD = LVCMOS33;
129
NET "i_gpio<6>"  LOC = "D2" | IOSTANDARD = LVCMOS33;
130
NET "i_gpio<7>"  LOC = "E1" | IOSTANDARD = LVCMOS33;
131
NET "i_gpio<8>"  LOC = "E2" | IOSTANDARD = LVCMOS33;
132
NET "i_gpio<9>"  LOC = "F1" | IOSTANDARD = LVCMOS33;
133
NET "i_gpio<10>" LOC = "F2" | IOSTANDARD = LVCMOS33;
134
NET "i_gpio<11>" LOC = "H1" | IOSTANDARD = LVCMOS33;
135
NET "i_gpio<12>" LOC = "H2" | IOSTANDARD = LVCMOS33;
136
NET "i_gpio<13>" LOC = "G1" | IOSTANDARD = LVCMOS33;
137
NET "i_gpio<14>" LOC = "G2" | IOSTANDARD = LVCMOS33;
138
NET "i_gpio<15>" LOC = "J1" | IOSTANDARD = LVCMOS33;
139
 
140 8 dgisselq
NET "o_kp_col<0>" LOC = "J2" | IOSTANDARD = LVCMOS33 | PULLUP;
141
NET "o_kp_col<1>" LOC = "K1" | IOSTANDARD = LVCMOS33 | PULLUP;
142
NET "o_kp_col<2>" LOC = "P7" | IOSTANDARD = LVCMOS33 | PULLUP;
143
NET "o_kp_col<3>" LOC = "D13" | IOSTANDARD = LVCMOS33 | PULLUP;
144
 
145
NET "i_kp_row<0>" LOC = "E13" | IOSTANDARD = LVCMOS33 | PULLUP;
146
NET "i_kp_row<1>" LOC = "N5"  | IOSTANDARD = LVCMOS33 | PULLUP;
147
NET "i_kp_row<2>" LOC = "P12" | IOSTANDARD = LVCMOS33 | PULLUP;
148
NET "i_kp_row<3>" LOC = "N6" | IOSTANDARD = LVCMOS33 | PULLUP;
149
 
150 6 dgisselq
# NET "PORTA<0>" LOC = "P5" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO01, i_uart
151
# NET "PORTA<1>" LOC = "N5" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO02, o_uart
152
# NET "PORTA<2>" LOC = "N6" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO03, io_scl
153
# NET "PORTA<3>" LOC = "P7" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO04, io_sda
154
# NET "PORTA<4>" LOC = "P12" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO05, o_pwm
155
# NET "PORTA<5>" LOC = "N12" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO06
156
# NET "PORTA<6>" LOC = "L14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO07
157
# NET "PORTA<7>" LOC = "L13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO08
158 2 dgisselq
#
159
# #B    Input ports
160 6 dgisselq
# NET "PORTB<0>" LOC = "K14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO09
161
# NET "PORTB<1>" LOC = "K13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO10
162
# NET "PORTB<2>" LOC = "J14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO11
163
# NET "PORTB<3>" LOC = "J13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO12
164
# NET "PORTB<4>" LOC = "H14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO13
165
# NET "PORTB<5>" LOC = "H13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO14
166
# NET "PORTB<6>" LOC = "F14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO15
167
# NET "PORTB<7>" LOC = "F13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO16
168 2 dgisselq
#
169
# #C    Input ports
170 6 dgisselq
# NET "PORTC<0>" LOC = "G14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO17
171
# NET "PORTC<1>" LOC = "G13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO18
172
# NET "PORTC<2>" LOC = "E14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO19
173
# NET "PORTC<3>" LOC = "E13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO20
174
# NET "PORTC<4>" LOC = "D14" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO21
175
# NET "PORTC<5>" LOC = "D13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO22
176
# NET "PORTC<6>" LOC = "C13" | IOSTANDARD = LVCMOS33 | PULLUP;     # PIO23
177 2 dgisselq
#
178
# #D    Output ports
179 6 dgisselq
# NET "PORTD<0>" LOC = "A3" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO26
180
# NET "PORTD<1>" LOC = "B3" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
181
# NET "PORTD<2>" LOC = "A2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
182
# NET "PORTD<3>" LOC = "B1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
183
# NET "PORTD<4>" LOC = "C1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO30
184
# NET "PORTD<5>" LOC = "D1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
185
# NET "PORTD<6>" LOC = "D2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
186
# NET "PORTD<7>" LOC = "E1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO33
187 2 dgisselq
#
188
# #E    Output ports
189 6 dgisselq
# NET "PORTE<0>" LOC = "E2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO34
190
# NET "PORTE<1>" LOC = "F1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
191
# NET "PORTE<2>" LOC = "F2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
192
# NET "PORTE<3>" LOC = "H1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
193
# NET "PORTE<4>" LOC = "H2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
194
# NET "PORTE<5>" LOC = "G1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
195
# NET "PORTE<6>" LOC = "G2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
196
# NET "PORTE<7>" LOC = "J1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO41
197 2 dgisselq
#
198
# #F    Unused ports
199 6 dgisselq
# NET "PORTF<0>" LOC = "J2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO42
200
# NET "PORTF<1>" LOC = "K1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO
201
# NET "PORTF<2>" LOC = "K2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO44
202
# NET "PORTF<3>" LOC = "L1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO45
203
# NET "PORTF<4>" LOC = "L2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO46
204
# NET "PORTF<5>" LOC = "M1" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO47
205
# NET "PORTF<6>" LOC = "M2" | IOSTANDARD = LVCMOS33 | PULLUP;      # PIO48

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.