OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [dev/] [cmod.ld] - Blame information for rev 53

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 dgisselq
/*******************************************************************************
2
*
3 20 dgisselq
* Filename:     cmod.ld
4 12 dgisselq
*
5
* Project:      Cmod S6 ZipCPU demonstration
6
*
7
* Purpose:      This script provides a description of the Cmod S6 Zip CPU
8
*               build for the purposes of where to place memory when linking.
9
*
10
* Creator:      Dan Gisselquist, Ph.D.
11
*               Gisselquist Technology, LLC
12
*
13
********************************************************************************
14
*
15
* Copyright (C) 2016, Gisselquist Technology, LLC
16
*
17
* This program is free software (firmware): you can redistribute it and/or
18
* modify it under the terms of  the GNU General Public License as published
19
* by the Free Software Foundation, either version 3 of the License, or (at
20
* your option) any later version.
21
*
22
* This program is distributed in the hope that it will be useful, but WITHOUT
23
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
24
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
25
* for more details.
26
*
27
* License:      GPL, v3, as defined and found on www.gnu.org,
28
*               http://www.gnu.org/licenses/gpl.html
29
*
30
*
31
*******************************************************************************/
32
 
33
ENTRY(_start)
34
 
35
MEMORY
36
{
37 45 dgisselq
        blkram (wx) : ORIGIN = 0x0004000, LENGTH = 0x0004000
38
        flash  (rx) : ORIGIN = 0x1000000, LENGTH = 0x1000000
39 12 dgisselq
}
40
 
41 53 dgisselq
_flash  = ORIGIN(flash);
42
_blkram = ORIGIN(blkram);
43
_sdram  = 0;
44 45 dgisselq
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 4;
45 53 dgisselq
_sdram_image_start = 0;
46
_sdram_image_end   = 0;
47 12 dgisselq
 
48
SECTIONS
49
{
50 53 dgisselq
        .rocode 0x1200000 : ALIGN(4) {
51
                _boot_address = .;
52
                *(.start) *(.boot*)
53
                *(.text*)
54
                *(.rodata*)
55
                *(.strings*)
56
                __rocode_alignment = (. + 3) & ~ 3;
57
                . = __rocode_alignment;
58
                } > flash
59
        _kernel_image_start = . ;
60
        .data : ALIGN_WITH_INPUT {
61
                *(.kernel*)
62
                *(.fixdata*)
63
                *(.data*)
64
                *(COMMON*)
65
                _kernel_image_end = . ;
66
                }> blkram AT> flash
67
        _blkram_image_end = . ;
68
        .bss : ALIGN_WITH_INPUT {
69
                *(.bss*)
70
                _bss_image_end = . ;
71
                } > blkram
72
        _top_of_heap = .;
73 12 dgisselq
}

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.