OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [dev/] [uartecho.c] - Blame information for rev 53

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 53 dgisselq
////////////////////////////////////////////////////////////////////////////////
2
//
3
// Filename:    uartecho.c
4
//
5
// Project:     CMod S6 System on a Chip, ZipCPU demonstration project
6
//
7
// Purpose:     To simply test if both parts of the UART work.  All this file
8
//              does is attempt to receive a character from the UART, and if
9
//      successful, print it back out the UART.
10
//
11
// Creator:     Dan Gisselquist, Ph.D.
12
//              Gisselquist Technology, LLC
13
//
14
////////////////////////////////////////////////////////////////////////////////
15
//
16
// Copyright (C) 2015-2017, Gisselquist Technology, LLC
17
//
18
// This program is free software (firmware): you can redistribute it and/or
19
// modify it under the terms of  the GNU General Public License as published
20
// by the Free Software Foundation, either version 3 of the License, or (at
21
// your option) any later version.
22
//
23
// This program is distributed in the hope that it will be useful, but WITHOUT
24
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
// for more details.
27
//
28
// You should have received a copy of the GNU General Public License along
29
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
30
// target there if the PDF file isn't present.)  If not, see
31
// <http://www.gnu.org/licenses/> for a copy.
32
//
33
// License:     GPL, v3, as defined and found on www.gnu.org,
34
//              http://www.gnu.org/licenses/gpl.html
35
//
36
//
37
////////////////////////////////////////////////////////////////////////////////
38
//
39
//
40
#include "board.h"
41
 
42
void    entry(void) {
43
        SYSPIC = INT_CLEARPIC;
44
 
45
        while(1) {
46
                int     ch;
47
 
48
                SYSPIC = INT_UARTRX;
49
                while((SYSPIC & INT_UARTRX)==0)
50
                        ;
51
                ch = _uart & 0x0ff;
52
 
53
                SYSPIC = INT_UARTTX;
54
                while((SYSPIC & INT_UARTTX)==0)
55
                        ;
56
                _uart = ch;
57
        }
58
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.