OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [zipos/] [cmodram.ld] - Blame information for rev 45

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 dgisselq
/*******************************************************************************
2
*
3
* Filename:     cmodram.ld
4
*
5
* Project:      Cmod S6 ZipCPU demonstration
6
*
7
* Purpose:      This script provides a description of the Cmod S6 Zip CPU
8
*               build for the purposes of where to place memory when linking.
9
*
10
*       This script is different from the cmod.ld script in that this script
11
*       places specific pieces of code into RAM rather than FLASH.  This is to
12
*       speed up those particular pieces of code.  This script also depends
13
*       upon a bootloader to load the RAM sections into RAM with their initial
14
*       values.
15
*
16
* Creator:      Dan Gisselquist, Ph.D.
17
*               Gisselquist Technology, LLC
18
*
19
********************************************************************************
20
*
21
* Copyright (C) 2016, Gisselquist Technology, LLC
22
*
23
* This program is free software (firmware): you can redistribute it and/or
24
* modify it under the terms of  the GNU General Public License as published
25
* by the Free Software Foundation, either version 3 of the License, or (at
26
* your option) any later version.
27
*
28
* This program is distributed in the hope that it will be useful, but WITHOUT
29
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
30
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
31
* for more details.
32
*
33
* License:      GPL, v3, as defined and found on www.gnu.org,
34
*               http://www.gnu.org/licenses/gpl.html
35
*
36
*
37
*******************************************************************************/
38
 
39
ENTRY(_start)
40
 
41
MEMORY
42
{
43 45 dgisselq
        blkram (wx) : ORIGIN = 0x0004000, LENGTH = 0x0004000
44
        flash  (rx) : ORIGIN = 0x1000000, LENGTH = 0x1000000
45 27 dgisselq
}
46
 
47 45 dgisselq
_flash  = ORIGIN(flash);
48
_blkram = ORIGIN(blkram);
49
_sdram  = 0;
50
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 4;
51
_sdram_image_start = 0;
52
_sdram_image_end   = 0;
53 27 dgisselq
 
54
SECTIONS
55
{
56 45 dgisselq
        .rocode 0x1200000 : ALIGN(4) {
57
                _boot_address = .;
58
                *(.start) *(.boot)
59 27 dgisselq
                obj-zip/bootloader.o(.text)
60
                obj-zip/ksetup.o(.text)
61
                obj-zip/pipesetup.o(.text)
62
                obj-zip/taskp.o(.text)
63 45 dgisselq
                obj-zip/keypad.o(.text*)
64
                obj-zip/display.o(.text*)
65
                obj-zip/rtcsim.o(.text*)
66
                obj-zip/doorbell.o(.text*)
67
                *(.rodata*)
68
                *(.strings*)
69
                __rocode_alignment = (. + 3) & ~ 3;
70
                . = __rocode_alignment;
71
                } > flash
72
        _kernel_image_start = . ;
73
        .ramcode : ALIGN_WITH_INPUT {
74
                obj-zip/kernel.o(.text*)
75
                obj-zip/syspipe.o(.text*)
76 27 dgisselq
                } > blkram AT> flash
77 45 dgisselq
        .data : ALIGN_WITH_INPUT {
78
                *(.kernel*)
79
                *(.fixdata*)
80
                *(.data*)
81
                *(COMMON*)
82
                _kernel_image_end = . ;
83
                }> blkram AT> flash
84
        _blkram_image_end = . ;
85
        .bss : ALIGN_WITH_INPUT {
86
                *(.bss*)
87
                _bss_image_end = . ;
88
                } > blkram
89
        _top_of_heap = .;
90 27 dgisselq
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.