URL
https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk
[/] [sdr_ctrl/] [trunk/] [verif/] [log/] [core_SDR_16BIT_complie.log] - Blame information for rev 73
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
73 |
dinesha |
Model Technology ModelSim Microsemi vlog 2020.3 Compiler 2020.07 Jul 13 2020
|
| 2 |
|
|
Start time: 18:52:49 on Aug 27,2021
|
| 3 |
|
|
vlog -work work "+define+SDR_16BIT" -f filelist_core.f
|
| 4 |
|
|
-- Compiling module tb_core
|
| 5 |
|
|
-- Compiling module IS42VM16400K
|
| 6 |
|
|
-- Compiling module mt48lc2m32b2
|
| 7 |
|
|
-- Compiling module mt48lc8m8a2
|
| 8 |
|
|
-- Compiling module sdrc_core
|
| 9 |
|
|
-- Compiling module sdrc_bank_ctl
|
| 10 |
|
|
-- Compiling module sdrc_bank_fsm
|
| 11 |
|
|
-- Compiling module sdrc_bs_convert
|
| 12 |
|
|
-- Compiling module sdrc_req_gen
|
| 13 |
|
|
-- Compiling module sdrc_xfr_ctl
|
| 14 |
|
|
|
| 15 |
|
|
Top level modules:
|
| 16 |
|
|
tb_core
|
| 17 |
|
|
mt48lc2m32b2
|
| 18 |
|
|
mt48lc8m8a2
|
| 19 |
|
|
End time: 18:52:49 on Aug 27,2021, Elapsed time: 0:00:00
|
| 20 |
|
|
Errors: 0, Warnings: 0
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
