OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [log/] [core_SDR_32BIT_basic_test1.log] - Blame information for rev 48

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 dinesha
Reading D:/Actel/Libero_v9.1/Model/tcl/vsim/pref.tcl
2
 
3
# 6.6d
4
 
5
# vsim +basic_test1 -do run.do -c tb_core
6
# //  ModelSim ACTEL 6.6d Nov  2 2010
7
# //
8
# //  Copyright 1991-2010 Mentor Graphics Corporation
9
# //              All Rights Reserved.
10
# //
11
# //  THIS WORK CONTAINS TRADE SECRET AND
12
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
13
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
14
# //  AND IS SUBJECT TO LICENSE TERMS.
15
# //
16
# Loading sv_std.std
17
# Loading work.tb_core
18
# Loading work.sdrc_core
19
# Loading work.sdrc_req_gen
20
# Loading work.sdrc_bank_ctl
21
# Loading work.sdrc_bank_fsm
22
# Loading work.sdrc_xfr_ctl
23
# Loading work.sdrc_bs_convert
24
# Loading work.mt48lc2m32b2
25 48 dinesha
# ** Warning: (vsim-3015) ../tb/tb_core.sv(199): [PCDPC] - Port size (11 or 11) does not match connection size (12) for port 'Addr'. The port definition is at: ../model/mt48lc2m32b2.v(42).
26 27 dinesha
#         Region: /tb_core/u_sdram32
27
# do run.do
28
# tb_core.u_sdram32 : at time   10157.0 ns AREF : Auto Refresh
29
# tb_core.u_sdram32 : at time   10247.0 ns AREF : Auto Refresh
30
# tb_core.u_sdram32 : at time   10337.0 ns AREF : Auto Refresh
31
# tb_core.u_sdram32 : at time   10427.0 ns AREF : Auto Refresh
32
# tb_core.u_sdram32 : at time   10517.0 ns AREF : Auto Refresh
33
# tb_core.u_sdram32 : at time   10607.0 ns AREF : Auto Refresh
34
# tb_core.u_sdram32 : at time   10697.0 ns AREF : Auto Refresh
35
# tb_core.u_sdram32 : at time   10787.0 ns AREF : Auto Refresh
36
# tb_core.u_sdram32 : at time   10877.0 ns AREF : Auto Refresh
37
# tb_core.u_sdram32 : at time   10967.0 ns AREF : Auto Refresh
38
# tb_core.u_sdram32 : at time   11057.0 ns AREF : Auto Refresh
39
# tb_core.u_sdram32 : at time   11147.0 ns AREF : Auto Refresh
40
# tb_core.u_sdram32 : at time   11237.0 ns AREF : Auto Refresh
41
# tb_core.u_sdram32 : at time   11327.0 ns AREF : Auto Refresh
42
# tb_core.u_sdram32 : at time   11417.0 ns AREF : Auto Refresh
43
# tb_core.u_sdram32 : at time   11507.0 ns LMR  : Load Mode Register
44
# tb_core.u_sdram32 :                             CAS Latency      = 3
45
# tb_core.u_sdram32 :                             Burst Length     = 8
46
# tb_core.u_sdram32 :                             Burst Type       = Sequential
47
# tb_core.u_sdram32 :                             Write Burst Mode = Programmed Burst Length
48 46 dinesha
# ----------------------------------------
49
#  Case-3 Create a Page Cross Over
50
# ----------------------------------------
51
# Write Address: 00040ffc, Burst Size:   8
52 48 dinesha
# tb_core.u_sdram32 : at time   12647.0 ns ACT  : Bank = 3 Row =   64
53
# tb_core.u_sdram32 : at time   12677.0 ns WRITE: Bank = 3 Row =   64, Col = 255, Data = 12153524
54
# Status: Burst-No:           0  Write Address: 00040ffc  WriteData: 12153524
55
# tb_core.u_sdram32 : at time   12687.0 ns BST  : Burst Terminate
56
# tb_core.u_sdram32 : at time   12697.0 ns ACT  : Bank = 0 Row =   65
57
# tb_core.u_sdram32 : at time   12727.0 ns WRITE: Bank = 0 Row =   65, Col =   0, Data = c0895e81
58
# Status: Burst-No:           1  Write Address: 00040ffc  WriteData: c0895e81
59
# tb_core.u_sdram32 : at time   12737.0 ns WRITE: Bank = 0 Row =   65, Col =   1, Data = 8484d609
60
# Status: Burst-No:           2  Write Address: 00040ffc  WriteData: 8484d609
61
# tb_core.u_sdram32 : at time   12747.0 ns WRITE: Bank = 0 Row =   65, Col =   2, Data = b1f05663
62
# Status: Burst-No:           3  Write Address: 00040ffc  WriteData: b1f05663
63
# tb_core.u_sdram32 : at time   12757.0 ns WRITE: Bank = 0 Row =   65, Col =   3, Data = 06b97b0d
64
# Status: Burst-No:           4  Write Address: 00040ffc  WriteData: 06b97b0d
65
# tb_core.u_sdram32 : at time   12767.0 ns WRITE: Bank = 0 Row =   65, Col =   4, Data = 46df998d
66
# Status: Burst-No:           5  Write Address: 00040ffc  WriteData: 46df998d
67
# tb_core.u_sdram32 : at time   12777.0 ns WRITE: Bank = 0 Row =   65, Col =   5, Data = b2c28465
68
# Status: Burst-No:           6  Write Address: 00040ffc  WriteData: b2c28465
69
# tb_core.u_sdram32 : at time   12787.0 ns WRITE: Bank = 0 Row =   65, Col =   6, Data = 89375212
70
# Status: Burst-No:           7  Write Address: 00040ffc  WriteData: 89375212
71
# tb_core.u_sdram32 : at time   12797.0 ns BST  : Burst Terminate
72 46 dinesha
# Write Address: 00400ff8, Burst Size:  15
73 48 dinesha
# tb_core.u_sdram32 : at time   12847.0 ns ACT  : Bank = 3 Row = 1024
74
# tb_core.u_sdram32 : at time   12877.0 ns WRITE: Bank = 3 Row = 1024, Col = 254, Data = 00f3e301
75
# Status: Burst-No:           0  Write Address: 00400ff8  WriteData: 00f3e301
76
# tb_core.u_sdram32 : at time   12887.0 ns ACT  : Bank = 0 Row = 1025
77
# tb_core.u_sdram32 : at time   12887.0 ns WRITE: Bank = 3 Row = 1024, Col = 255, Data = 06d7cd0d
78
# Status: Burst-No:           1  Write Address: 00400ff8  WriteData: 06d7cd0d
79
# tb_core.u_sdram32 : at time   12897.0 ns BST  : Burst Terminate
80
# tb_core.u_sdram32 : at time   12917.0 ns WRITE: Bank = 0 Row = 1025, Col =   0, Data = 3b23f176
81
# Status: Burst-No:           2  Write Address: 00400ff8  WriteData: 3b23f176
82
# tb_core.u_sdram32 : at time   12927.0 ns WRITE: Bank = 0 Row = 1025, Col =   1, Data = 1e8dcd3d
83
# Status: Burst-No:           3  Write Address: 00400ff8  WriteData: 1e8dcd3d
84
# tb_core.u_sdram32 : at time   12937.0 ns WRITE: Bank = 0 Row = 1025, Col =   2, Data = 76d457ed
85
# Status: Burst-No:           4  Write Address: 00400ff8  WriteData: 76d457ed
86
# tb_core.u_sdram32 : at time   12947.0 ns WRITE: Bank = 0 Row = 1025, Col =   3, Data = 462df78c
87
# Status: Burst-No:           5  Write Address: 00400ff8  WriteData: 462df78c
88
# tb_core.u_sdram32 : at time   12957.0 ns WRITE: Bank = 0 Row = 1025, Col =   4, Data = 7cfde9f9
89
# Status: Burst-No:           6  Write Address: 00400ff8  WriteData: 7cfde9f9
90
# tb_core.u_sdram32 : at time   12967.0 ns WRITE: Bank = 0 Row = 1025, Col =   5, Data = e33724c6
91
# Status: Burst-No:           7  Write Address: 00400ff8  WriteData: e33724c6
92
# tb_core.u_sdram32 : at time   12977.0 ns WRITE: Bank = 0 Row = 1025, Col =   6, Data = e2f784c5
93
# Status: Burst-No:           8  Write Address: 00400ff8  WriteData: e2f784c5
94
# tb_core.u_sdram32 : at time   12987.0 ns WRITE: Bank = 0 Row = 1025, Col =   7, Data = d513d2aa
95
# Status: Burst-No:           9  Write Address: 00400ff8  WriteData: d513d2aa
96
# tb_core.u_sdram32 : at time   12997.0 ns WRITE: Bank = 0 Row = 1025, Col =   8, Data = 72aff7e5
97
# Status: Burst-No:          10  Write Address: 00400ff8  WriteData: 72aff7e5
98
# tb_core.u_sdram32 : at time   13007.0 ns WRITE: Bank = 0 Row = 1025, Col =   9, Data = bbd27277
99
# Status: Burst-No:          11  Write Address: 00400ff8  WriteData: bbd27277
100
# tb_core.u_sdram32 : at time   13017.0 ns WRITE: Bank = 0 Row = 1025, Col =  10, Data = 8932d612
101
# Status: Burst-No:          12  Write Address: 00400ff8  WriteData: 8932d612
102
# tb_core.u_sdram32 : at time   13027.0 ns WRITE: Bank = 0 Row = 1025, Col =  11, Data = 47ecdb8f
103
# Status: Burst-No:          13  Write Address: 00400ff8  WriteData: 47ecdb8f
104
# tb_core.u_sdram32 : at time   13037.0 ns WRITE: Bank = 0 Row = 1025, Col =  12, Data = 793069f2
105
# Status: Burst-No:          14  Write Address: 00400ff8  WriteData: 793069f2
106
# tb_core.u_sdram32 : at time   13047.0 ns BST  : Burst Terminate
107
# tb_core.u_sdram32 : at time   13087.0 ns ACT  : Bank = 3 Row =   64
108
# tb_core.u_sdram32 : at time   13127.0 ns BST  : Burst Terminate
109
# tb_core.u_sdram32 : at time   13137.0 ns ACT  : Bank = 0 Row =   65
110
# tb_core.u_sdram32 : at time   13143.0 ns READ : Bank = 3 Row =   64, Col = 255, Data = 12153524
111
# READ STATUS: Burst-No:           0 Addr: 00040ffc Rxd: 12153524
112
# tb_core.u_sdram32 : at time   13193.0 ns READ : Bank = 0 Row =   65, Col =   0, Data = c0895e81
113
# tb_core.u_sdram32 : at time   13203.0 ns READ : Bank = 0 Row =   65, Col =   1, Data = 8484d609
114
# READ STATUS: Burst-No:           1 Addr: 00040ffe Rxd: c0895e81
115
# tb_core.u_sdram32 : at time   13213.0 ns READ : Bank = 0 Row =   65, Col =   2, Data = b1f05663
116
# READ STATUS: Burst-No:           2 Addr: 00041000 Rxd: 8484d609
117
# tb_core.u_sdram32 : at time   13223.0 ns READ : Bank = 0 Row =   65, Col =   3, Data = 06b97b0d
118
# READ STATUS: Burst-No:           3 Addr: 00041002 Rxd: b1f05663
119
# tb_core.u_sdram32 : at time   13233.0 ns READ : Bank = 0 Row =   65, Col =   4, Data = 46df998d
120
# tb_core.u_sdram32 : at time   13237.0 ns BST  : Burst Terminate
121
# READ STATUS: Burst-No:           4 Addr: 00041004 Rxd: 06b97b0d
122
# tb_core.u_sdram32 : at time   13243.0 ns READ : Bank = 0 Row =   65, Col =   5, Data = b2c28465
123
# READ STATUS: Burst-No:           5 Addr: 00041006 Rxd: 46df998d
124
# tb_core.u_sdram32 : at time   13253.0 ns READ : Bank = 0 Row =   65, Col =   6, Data = 89375212
125
# READ STATUS: Burst-No:           6 Addr: 00041008 Rxd: b2c28465
126
# READ STATUS: Burst-No:           7 Addr: 0004100a Rxd: 89375212
127
# tb_core.u_sdram32 : at time   13327.0 ns ACT  : Bank = 3 Row = 1024
128
# tb_core.u_sdram32 : at time   13367.0 ns ACT  : Bank = 0 Row = 1025
129
# tb_core.u_sdram32 : at time   13377.0 ns BST  : Burst Terminate
130
# tb_core.u_sdram32 : at time   13383.0 ns READ : Bank = 3 Row = 1024, Col = 254, Data = 00f3e301
131
# tb_core.u_sdram32 : at time   13393.0 ns READ : Bank = 3 Row = 1024, Col = 255, Data = 06d7cd0d
132
# READ STATUS: Burst-No:           0 Addr: 00400ff8 Rxd: 00f3e301
133
# READ STATUS: Burst-No:           1 Addr: 00400ffa Rxd: 06d7cd0d
134
# tb_core.u_sdram32 : at time   13423.0 ns READ : Bank = 0 Row = 1025, Col =   0, Data = 3b23f176
135
# tb_core.u_sdram32 : at time   13433.0 ns READ : Bank = 0 Row = 1025, Col =   1, Data = 1e8dcd3d
136
# READ STATUS: Burst-No:           2 Addr: 00400ffc Rxd: 3b23f176
137
# tb_core.u_sdram32 : at time   13443.0 ns READ : Bank = 0 Row = 1025, Col =   2, Data = 76d457ed
138
# READ STATUS: Burst-No:           3 Addr: 00400ffe Rxd: 1e8dcd3d
139
# tb_core.u_sdram32 : at time   13453.0 ns READ : Bank = 0 Row = 1025, Col =   3, Data = 462df78c
140
# READ STATUS: Burst-No:           4 Addr: 00401000 Rxd: 76d457ed
141
# tb_core.u_sdram32 : at time   13463.0 ns READ : Bank = 0 Row = 1025, Col =   4, Data = 7cfde9f9
142
# READ STATUS: Burst-No:           5 Addr: 00401002 Rxd: 462df78c
143
# tb_core.u_sdram32 : at time   13473.0 ns READ : Bank = 0 Row = 1025, Col =   5, Data = e33724c6
144
# READ STATUS: Burst-No:           6 Addr: 00401004 Rxd: 7cfde9f9
145
# tb_core.u_sdram32 : at time   13483.0 ns READ : Bank = 0 Row = 1025, Col =   6, Data = e2f784c5
146
# READ STATUS: Burst-No:           7 Addr: 00401006 Rxd: e33724c6
147
# tb_core.u_sdram32 : at time   13493.0 ns READ : Bank = 0 Row = 1025, Col =   7, Data = d513d2aa
148
# READ STATUS: Burst-No:           8 Addr: 00401008 Rxd: e2f784c5
149
# tb_core.u_sdram32 : at time   13503.0 ns READ : Bank = 0 Row = 1025, Col =   8, Data = 72aff7e5
150
# READ STATUS: Burst-No:           9 Addr: 0040100a Rxd: d513d2aa
151
# tb_core.u_sdram32 : at time   13513.0 ns READ : Bank = 0 Row = 1025, Col =   9, Data = bbd27277
152
# READ STATUS: Burst-No:          10 Addr: 0040100c Rxd: 72aff7e5
153
# tb_core.u_sdram32 : at time   13523.0 ns READ : Bank = 0 Row = 1025, Col =  10, Data = 8932d612
154
# tb_core.u_sdram32 : at time   13527.0 ns BST  : Burst Terminate
155
# READ STATUS: Burst-No:          11 Addr: 0040100e Rxd: bbd27277
156
# tb_core.u_sdram32 : at time   13533.0 ns READ : Bank = 0 Row = 1025, Col =  11, Data = 47ecdb8f
157
# READ STATUS: Burst-No:          12 Addr: 00401010 Rxd: 8932d612
158
# tb_core.u_sdram32 : at time   13543.0 ns READ : Bank = 0 Row = 1025, Col =  12, Data = 793069f2
159
# READ STATUS: Burst-No:          13 Addr: 00401012 Rxd: 47ecdb8f
160
# READ STATUS: Burst-No:          14 Addr: 00401014 Rxd: 793069f2
161 27 dinesha
###############################
162
# STATUS: SDRAM Write/Read TEST PASSED
163
###############################
164 48 dinesha
# ** Note: $finish    : ../tb/tb_core.sv(382)
165
#    Time: 23570 ns  Iteration: 0  Instance: /tb_core

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.