OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [log/] [core_sdr16_sim.log] - Blame information for rev 48

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 dinesha
 Compiling with MODELSIM in core SDR_16BIT Mode
2
Model Technology ModelSim ACTEL vlog 6.6d Compiler 2010.11 Nov  2 2010
3
-- Compiling module tb_core
4
-- Compiling module IS42VM16400K
5
-- Compiling module mt48lc2m32b2
6
-- Compiling module mt48lc8m8a2
7
-- Compiling module sdrc_core
8
-- Compiling module sdrc_bank_ctl
9
-- Compiling module sdrc_bank_fsm
10
-- Compiling module sdrc_bs_convert
11
-- Compiling module sdrc_req_gen
12
-- Compiling module sdrc_xfr_ctl
13
 
14
Top level modules:
15
        tb_core
16
        mt48lc2m32b2
17
        mt48lc8m8a2
18
#### Compile : PASSED
19
 
20
###########################################
21 43 dinesha
 Runing test programs
22 27 dinesha
###########################################
23
###########################################
24
### Running test 1: basic_test1
25
Reading D:/Actel/Libero_v9.1/Model/tcl/vsim/pref.tcl
26
 
27
# 6.6d
28
 
29
# vsim +basic_test1 -do run.do -c tb_core
30
# //  ModelSim ACTEL 6.6d Nov  2 2010
31
# //
32
# //  Copyright 1991-2010 Mentor Graphics Corporation
33
# //              All Rights Reserved.
34
# //
35
# //  THIS WORK CONTAINS TRADE SECRET AND
36
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
37
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
38
# //  AND IS SUBJECT TO LICENSE TERMS.
39
# //
40
# Loading sv_std.std
41
# Loading work.tb_core
42
# Loading work.sdrc_core
43
# Loading work.sdrc_req_gen
44
# Loading work.sdrc_bank_ctl
45
# Loading work.sdrc_bank_fsm
46
# Loading work.sdrc_xfr_ctl
47
# Loading work.sdrc_bs_convert
48
# Loading work.IS42VM16400K
49
# do run.do
50 46 dinesha
# ----------------------------------------
51
#  Case-3 Create a Page Cross Over
52
# ----------------------------------------
53
# Write Address: 00040ffc, Burst Size:   8
54 48 dinesha
# Status: Burst-No:           0  Write Address: 00040ffc  WriteData: 12153524
55
# Status: Burst-No:           1  Write Address: 00040ffc  WriteData: c0895e81
56
# Status: Burst-No:           2  Write Address: 00040ffc  WriteData: 8484d609
57
# Status: Burst-No:           3  Write Address: 00040ffc  WriteData: b1f05663
58
# Status: Burst-No:           4  Write Address: 00040ffc  WriteData: 06b97b0d
59
# Status: Burst-No:           5  Write Address: 00040ffc  WriteData: 46df998d
60
# Status: Burst-No:           6  Write Address: 00040ffc  WriteData: b2c28465
61
# Status: Burst-No:           7  Write Address: 00040ffc  WriteData: 89375212
62 46 dinesha
# Write Address: 00400ff8, Burst Size:  15
63 48 dinesha
# Status: Burst-No:           0  Write Address: 00400ff8  WriteData: 00f3e301
64
# Status: Burst-No:           1  Write Address: 00400ff8  WriteData: 06d7cd0d
65
# Status: Burst-No:           2  Write Address: 00400ff8  WriteData: 3b23f176
66
# Status: Burst-No:           3  Write Address: 00400ff8  WriteData: 1e8dcd3d
67
# Status: Burst-No:           4  Write Address: 00400ff8  WriteData: 76d457ed
68
# Status: Burst-No:           5  Write Address: 00400ff8  WriteData: 462df78c
69
# Status: Burst-No:           6  Write Address: 00400ff8  WriteData: 7cfde9f9
70
# Status: Burst-No:           7  Write Address: 00400ff8  WriteData: e33724c6
71
# Status: Burst-No:           8  Write Address: 00400ff8  WriteData: e2f784c5
72
# Status: Burst-No:           9  Write Address: 00400ff8  WriteData: d513d2aa
73
# Status: Burst-No:          10  Write Address: 00400ff8  WriteData: 72aff7e5
74
# Status: Burst-No:          11  Write Address: 00400ff8  WriteData: bbd27277
75
# Status: Burst-No:          12  Write Address: 00400ff8  WriteData: 8932d612
76
# Status: Burst-No:          13  Write Address: 00400ff8  WriteData: 47ecdb8f
77
# Status: Burst-No:          14  Write Address: 00400ff8  WriteData: 793069f2
78
# READ STATUS: Burst-No:           0 Addr: 00040ffc Rxd: 12153524
79
# READ STATUS: Burst-No:           1 Addr: 00040ffe Rxd: c0895e81
80
# READ STATUS: Burst-No:           2 Addr: 00041000 Rxd: 8484d609
81
# READ STATUS: Burst-No:           3 Addr: 00041002 Rxd: b1f05663
82
# READ STATUS: Burst-No:           4 Addr: 00041004 Rxd: 06b97b0d
83
# READ STATUS: Burst-No:           5 Addr: 00041006 Rxd: 46df998d
84
# READ STATUS: Burst-No:           6 Addr: 00041008 Rxd: b2c28465
85
# READ STATUS: Burst-No:           7 Addr: 0004100a Rxd: 89375212
86
# READ STATUS: Burst-No:           0 Addr: 00400ff8 Rxd: 00f3e301
87
# READ STATUS: Burst-No:           1 Addr: 00400ffa Rxd: 06d7cd0d
88
# READ STATUS: Burst-No:           2 Addr: 00400ffc Rxd: 3b23f176
89
# READ STATUS: Burst-No:           3 Addr: 00400ffe Rxd: 1e8dcd3d
90
# READ STATUS: Burst-No:           4 Addr: 00401000 Rxd: 76d457ed
91
# READ STATUS: Burst-No:           5 Addr: 00401002 Rxd: 462df78c
92
# READ STATUS: Burst-No:           6 Addr: 00401004 Rxd: 7cfde9f9
93
# READ STATUS: Burst-No:           7 Addr: 00401006 Rxd: e33724c6
94
# READ STATUS: Burst-No:           8 Addr: 00401008 Rxd: e2f784c5
95
# READ STATUS: Burst-No:           9 Addr: 0040100a Rxd: d513d2aa
96
# READ STATUS: Burst-No:          10 Addr: 0040100c Rxd: 72aff7e5
97
# READ STATUS: Burst-No:          11 Addr: 0040100e Rxd: bbd27277
98
# READ STATUS: Burst-No:          12 Addr: 00401010 Rxd: 8932d612
99
# READ STATUS: Burst-No:          13 Addr: 00401012 Rxd: 47ecdb8f
100
# READ STATUS: Burst-No:          14 Addr: 00401014 Rxd: 793069f2
101 27 dinesha
###############################
102
# STATUS: SDRAM Write/Read TEST PASSED
103
###############################
104 48 dinesha
# ** Note: $finish    : ../tb/tb_core.sv(382)
105
#    Time: 23950 ns  Iteration: 0  Instance: /tb_core
106 27 dinesha
### test 1: basic_test1 --> PASSED
107
###########################################
108
 
109
###########################################
110
###  Test Logs
111
   test 1: ../log/core_SDR_16BIT_basic_test1.log
112
###########################################
113
 
114
###########################################
115
###  Test Summary
116
###
117
### Failed 0 of 1 SDR_16BIT tests
118
###########################################

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.