OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [run/] [filelist_core.f] - Blame information for rev 29

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 dinesha 
+define+S50 \
2 
+incdir+../../rtl/core \
3 
../tb/tb_core.sv \
4 
../model/IS42VM16400K.V
5 
../model/mt48lc2m32b2.v \
6 
../model/mt48lc8m8a2.v  \
7 
../../rtl/core/sdrc_core.v \
8 
../../rtl/core/sdrc_bank_ctl.v \
9 
../../rtl/core/sdrc_bank_fsm.v \
10 
../../rtl/core/sdrc_bs_convert.v \
11 
../../rtl/core/sdrc_req_gen.v \
12 
../../rtl/core/sdrc_xfr_ctl.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.