OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [spwamba_gr-xc3s1500/] [Makefile] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 jorisvr
#
2
# Makefile for a LEON3 with SpaceWire Light on a Pender GR-XC3S1500 board.
3
#
4
 
5
-include .config
6
 
7
# Change this to your local GRLIB directory.
8 12 jorisvr
GRLIB = /data/leon3/grlib-gpl-1.2.2-b4123
9 5 jorisvr
 
10
TOP=leon3mp
11
BOARD=gr-xc3s-1500
12
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
13
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
14
UCF=leon3mp.ucf
15
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
16
EFFORT=high
17
ISEMAPOPT=-timing
18
XSTOPT=
19
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
20
SDCFILE=default.sdc
21
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
22
VCOMOPT=-explicit
23
TECHLIBS = unisim
24
 
25
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
26
        tmtc openchip hynix cypress ihp gleichmann gsi fmf spansion
27
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest ddr \
28
        haps ascs slink coremp7
29
FILESKIP = grcan.vhd
30
 
31
RTLDIR = ../../rtl/vhdl
32
VHDLSYNFILES = config.vhd leon3mp.vhd \
33
  $(RTLDIR)/spwpkg.vhd      \
34
  $(RTLDIR)/spwlink.vhd     \
35
  $(RTLDIR)/spwrecv.vhd     \
36
  $(RTLDIR)/spwxmit.vhd     \
37
  $(RTLDIR)/spwxmit_fast.vhd \
38
  $(RTLDIR)/spwrecvfront_generic.vhd \
39
  $(RTLDIR)/spwrecvfront_fast.vhd \
40 7 jorisvr
  $(RTLDIR)/syncdff.vhd \
41
  $(RTLDIR)/spwram.vhd \
42 5 jorisvr
  $(RTLDIR)/spwambapkg.vhd  \
43
  $(RTLDIR)/spwamba.vhd     \
44
  $(RTLDIR)/spwahbmst.vhd   \
45
 
46
include $(GRLIB)/bin/Makefile
47
 
48
.config:
49
        cp -a defconfig .config
50
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.