OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [streamtest_digilent-xc3s200/] [streamtest.ucf] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jorisvr
# Constraints for Digilent XC3S200 board.
2
 
3
# Board clock, 50 MHz = 20 ns nominal, - 2 ns margin = 18 ns
4
NET "clk50" TNM_NET = "clk50" ;
5
TIMESPEC "TS_clk" = PERIOD "clk50" 18.0 ns ;
6
 
7
# Paths between fastclk and sysclk must be constrained to fastclk period.
8
# fastclk = 200 MHz = 5 ns nominal, - 1 ns margin = 4 ns
9
NET "sysclk" TNM_NET = "sysclk" ;
10
NET "fastclk" TNM_NET = "fastclk" ;
11
TIMESPEC "TS_fast_to_sys" = FROM "fastclk" TO "sysclk" 4 ns ;
12
TIMESPEC "TS_sys_to_fast" = FROM "sysclk" TO "fastclk" 4 ns ;
13
 
14
NET "clk50"      LOC = "T9" ;
15
NET "led(0)"     LOC = "K12" | DRIVE = 6 ;
16
NET "led(1)"     LOC = "P14" | DRIVE = 6 ;
17
NET "led(2)"     LOC = "L12" | DRIVE = 6 ;
18
NET "led(3)"     LOC = "N14" | DRIVE = 6 ;
19
NET "led(4)"     LOC = "P13" | DRIVE = 6 ;
20
NET "led(5)"     LOC = "N12" | DRIVE = 6 ;
21
NET "led(6)"     LOC = "P12" | DRIVE = 6 ;
22
NET "led(7)"     LOC = "P11" | DRIVE = 6 ;
23
NET "button(0)"  LOC = "M13" ;
24
NET "button(1)"  LOC = "M14" ;
25
NET "button(2)"  LOC = "L13" ;
26
NET "button(3)"  LOC = "L14" ;
27
NET "switch(0)"  LOC = "F12" ;
28
NET "switch(1)"  LOC = "G12" ;
29
NET "switch(2)"  LOC = "H14" ;
30
NET "switch(3)"  LOC = "H13" ;
31
NET "switch(4)"  LOC = "J14" ;
32
NET "switch(5)"  LOC = "J13" ;
33
NET "switch(6)"  LOC = "K14" ;
34
NET "switch(7)"  LOC = "K13" ;
35
NET "spw_di_p"   LOC = "B5" ; # | IOSTANDARD = LVDS_25;
36
NET "spw_di_n"   LOC = "C5" ; # | IOSTANDARD = LVDS_25;
37
NET "spw_si_p"   LOC = "D6" ; # | IOSTANDARD = LVDS_25;
38
NET "spw_si_n"   LOC = "E6" ; # | IOSTANDARD = LVDS_25;
39
NET "spw_do_p"   LOC = "B6" ; # | IOSTANDARD = LVDS_25;
40
NET "spw_do_n"   LOC = "C6" ; # | IOSTANDARD = LVDS_25;
41
NET "spw_so_p"   LOC = "D7" ; # | IOSTANDARD = LVDS_25;
42
NET "spw_so_n"   LOC = "E7" ; # | IOSTANDARD = LVDS_25;
43
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.