OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [streamtest_gr-xc3s1500/] [streamtest.ucf] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 jorisvr
# Constraints for Pender GR-XC3S-1500 board (either revision).
2
 
3
# Board clock, 50 MHz = 20 ns nominal, - 2 ns margin = 18 ns
4
NET "clk" TNM_NET = "clk" ;
5
TIMESPEC "TS_clk" = PERIOD "clk" 18.0 ns ;
6
 
7
# Paths between fastclk and sysclk must be constrained to fastclk period.
8 7 jorisvr
# fastclk = 200 MHz = 5 ns nominal = 4 ns data path + 1 ns margin
9 3 jorisvr
NET "sysclk" TNM_NET = "sysclk" ;
10
NET "fastclk" TNM_NET = "fastclk" ;
11 7 jorisvr
TIMESPEC "TS_fast_to_sys" = FROM "fastclk" TO "sysclk" 4 ns DATAPATHONLY ;
12
TIMESPEC "TS_sys_to_fast" = FROM "sysclk" TO "fastclk" 4 ns DATAPATHONLY ;
13
TIMESPEC "TS_sync" = FROM FFS("*/syncdff_ff1") TO FFS("*/syncdff_ff2") 2 ns ;
14 3 jorisvr
 
15
# Board clock
16
NET "clk"        LOC = "aa12" | IOSTANDARD = LVTTL;
17
 
18
# Note: LEDs use inverted logic
19
NET "led(0)" LOC = "f11" | IOSTANDARD = LVTTL;
20
NET "led(1)" LOC = "e11" | IOSTANDARD = LVTTL;
21
NET "led(2)" LOC = "d11" | IOSTANDARD = LVTTL;
22
NET "led(3)" LOC = "c11" | IOSTANDARD = LVTTL;
23
 
24
NET "btn_reset" LOC = "D19" | IOSTANDARD = LVTTL;
25
NET "btn_clear" LOC = "D21" | IOSTANDARD = LVTTL;
26
 
27
NET "switch(0)"  LOC = "f16" | IOSTANDARD = LVTTL;
28
NET "switch(1)"  LOC = "f13" | IOSTANDARD = LVTTL;
29
NET "switch(2)"  LOC = "f12" | IOSTANDARD = LVTTL;
30
NET "switch(3)"  LOC = "e16" | IOSTANDARD = LVTTL;
31
NET "switch(4)"  LOC = "c22" | IOSTANDARD = LVTTL;
32
NET "switch(5)"  LOC = "c20" | IOSTANDARD = LVTTL;
33
NET "switch(6)"  LOC = "c21" | IOSTANDARD = LVTTL;
34
NET "switch(7)"  LOC = "d20" | IOSTANDARD = LVTTL;
35
 
36
NET "spw_rxdp" LOC = "m1";# | IOSTANDARD = LVDS_25;
37
NET "spw_rxdn" LOC = "m2";# | IOSTANDARD = LVDS_25;
38
NET "spw_rxsp" LOC = "m3";# | IOSTANDARD = LVDS_25;
39
NET "spw_rxsn" LOC = "m4";#  | IOSTANDARD = LVDS_25;
40
NET "spw_txdp" LOC = "n1";# | IOSTANDARD = LVDS_25;
41
NET "spw_txdn" LOC = "n2";# | IOSTANDARD = LVDS_25;
42
NET "spw_txsp" LOC = "n3";# | IOSTANDARD = LVDS_25;
43
NET "spw_txsn" LOC = "n4";# | IOSTANDARD = LVDS_25;
44
 
45
CONFIG PROHIBIT  = "aa14"; #"fpgadata"
46
CONFIG PROHIBIT  = "w12"; #"fpgainit"
47
 

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.