OpenCores
URL https://opencores.org/ocsvn/spi_master_slave/spi_master_slave/trunk

Subversion Repositories spi_master_slave

[/] [spi_master_slave/] [trunk/] [syn/] [readme.txt] - Blame information for rev 23

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jdoin
SPI_MASTER_ATLYS
2
================
3
 
4 10 jdoin
This is a ISE 13.1 project to test the spi_master.vhd, spi_slave.vhd and grp_debouncer.vhd models in silicon.
5 6 jdoin
The target board is a Digilent Atlys FPGA board (Spartan-6 @ 100MHz), and the circuit was tested at different SPI clock frequencies.
6 5 jdoin
See the scope screenshots in the spi_master_scope_photos.zip file for each SPI frequency tested.
7 10 jdoin
The circuit verifies both master and slave cores, with transmit and receive streams operating full-duplex at 50MHz of SPI clock.
8 5 jdoin
 
9
This circuit also includes a very robust debouncing circuit to use with multiple inputs. The model, "grp_debouncer.vhd" is also published under a LGPL license.
10
 
11
The files are:
12 6 jdoin
-------------
13 5 jdoin
 
14 20 jdoin
spi_master.vhd                  vhdl model for the spi_master interface
15
spi_slave.vhd                   vhdl model for the spi_slave interface
16
grp_debouncer.vhd               vhdl model for the switch debouncer
17
spi_master_atlys_top.vhd        vhdl model for the toplevel block to synthesize for the Atlys board
18
spi_master_atlys_test.vhd       testbench for the synthesizable toplevel 'spi_master_atlys_top.vhd'
19
spi_master_atlys.xise           ISE 13.1 project file
20
spi_master_atlys.ucf            pin lock constraints for the Atlys board
21
spi_master_scope_photos.zip     Tektronix MSO2014 screenshots for the verification tests
22
spi_master_envsettings.html     synthesis env settings, with the tools setup used
23
ATLYS_0x.SET                    Tek MSO2014 settings files with the debug pin names
24
spi_master_atlys_top_bit.zip    bitgen file to program the Atlys board
25 5 jdoin
 
26
 
27 23 jdoin
LICENSING
28
---------
29 5 jdoin
 
30 23 jdoin
This work is licensed as a LGPL work. If you find this licensing too restrictive for hardware, or it is not adequate for you, please get in touch with me and we can arrange a more suitable open source hardware licensing.
31
 
32
 
33
 
34 20 jdoin
If you need assistance on putting this to work, please place a thread in the OpenCores forum, and I will be glad to answer, or send me e-mail: jdoin@opencores.org
35 5 jdoin
 
36 10 jdoin
If you find a bug or a design fault in the models, or if you have an issue that you like to be addressed, please open a bug/issue in the OpenCores bugtracker for this project, at
37 17 jdoin
 
38 10 jdoin
                http://opencores.org/project,spi_master_slave,bugtracker
39 7 jdoin
 
40 20 jdoin
If you find this core useful, please let me know: jdoin@opencores.org
41 17 jdoin
 
42 5 jdoin
In any case, thank you very much for testing this core.
43
 
44
 
45
Jonny Doin
46
jdoin@opencores.org
47 6 jdoin
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.