OpenCores
URL https://opencores.org/ocsvn/steelcore/steelcore/trunk

Subversion Repositories steelcore

[/] [docs/] [examplesoc.md] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 rafaelcalc
## Example system
2
 
3
The figure below shows an example system built with Steel, composed of an 8KB RAM memory array (**ram.v**), a memory mapped UART transmitter (**uart_tx.v**, 9600 baud rate, 1 stop bit, no parity and no control), a bus arbiter (**bus_arbiter.v**) and, of course, the Steel Core. The timer and interrupt request signals are hardwired to zero because neither timers nor interrupts are needed in this system.
4
 
5

6
7

8

9
Example system built with Steel
10

11
 
12
 
13
Note that the RAM memory and the UART transmitter share the interface to read/write data. The bus arbiter is used to multiplex this interface signals according to the address the core wants to access. In this example, the address 0x00010000 is used to access the UART transmitter. RAM addresses start at 0x00000000 and end at 0x00001fff. All other addresses are invalid.
14
 
15
> **Important:** The system was designed to work with a 100MHz clock source.
16
 
17
The implementation files of this system are inside the **soc** directory. The **vivado** directory has the project and implementation of this system for an Artix-7 FPGA (Digilent Nexys-4 board). The **util** directory has an example program (**hello.c**) for this system. The program sends the string "Hello World, Steel!" through the UART transmitter.
18
 
19
If you have the Nexys-4 board and Vivado you can run this program following these instructions:
20
 
21
1. Open a terminal simulator (e.g. PuTTY)
22
2. Configure a serial connection to 9600 baud rate, 8 data bits, 1 stop bit, no parity and no control
23
3. Open the project in Vivado
24
4. Generate the bitstream and program the board
25
 
26
After that you should see this message on the terminal:
27
 
28
![Hello World, Steel!](images/steel-hello.png)
29
 

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.