1 |
5 |
ultra_embe |
//-----------------------------------------------------------------
|
2 |
|
|
// USB Device Core
|
3 |
|
|
// V1.0
|
4 |
|
|
// Ultra-Embedded.com
|
5 |
|
|
// Copyright 2014-2019
|
6 |
|
|
//
|
7 |
|
|
// Email: admin@ultra-embedded.com
|
8 |
|
|
//
|
9 |
|
|
// License: GPL
|
10 |
|
|
// If you would like a version with a more permissive license for
|
11 |
|
|
// use in closed source commercial applications please contact me
|
12 |
|
|
// for details.
|
13 |
|
|
//-----------------------------------------------------------------
|
14 |
|
|
//
|
15 |
|
|
// This file is open source HDL; you can redistribute it and/or
|
16 |
|
|
// modify it under the terms of the GNU General Public License as
|
17 |
|
|
// published by the Free Software Foundation; either version 2 of
|
18 |
|
|
// the License, or (at your option) any later version.
|
19 |
|
|
//
|
20 |
|
|
// This file is distributed in the hope that it will be useful,
|
21 |
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
22 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
23 |
|
|
// GNU General Public License for more details.
|
24 |
|
|
//
|
25 |
|
|
// You should have received a copy of the GNU General Public
|
26 |
|
|
// License along with this file; if not, write to the Free Software
|
27 |
|
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
|
28 |
|
|
// USA
|
29 |
|
|
//-----------------------------------------------------------------
|
30 |
|
|
|
31 |
|
|
//-----------------------------------------------------------------
|
32 |
|
|
// Generated File
|
33 |
|
|
//-----------------------------------------------------------------
|
34 |
|
|
|
35 |
|
|
module usbf_crc16
|
36 |
|
|
(
|
37 |
|
|
// Inputs
|
38 |
|
|
input [ 15:0] crc_in_i
|
39 |
|
|
,input [ 7:0] din_i
|
40 |
|
|
|
41 |
|
|
// Outputs
|
42 |
|
|
,output [ 15:0] crc_out_o
|
43 |
|
|
);
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
//-----------------------------------------------------------------
|
48 |
|
|
// Logic
|
49 |
|
|
//-----------------------------------------------------------------
|
50 |
|
|
assign crc_out_o[15] = din_i[0] ^ din_i[1] ^ din_i[2] ^ din_i[3] ^ din_i[4] ^ din_i[5] ^ din_i[6] ^ din_i[7] ^
|
51 |
|
|
crc_in_i[7] ^ crc_in_i[6] ^ crc_in_i[5] ^ crc_in_i[4] ^ crc_in_i[3] ^ crc_in_i[2] ^ crc_in_i[1] ^ crc_in_i[0];
|
52 |
|
|
assign crc_out_o[14] = din_i[0] ^ din_i[1] ^ din_i[2] ^ din_i[3] ^ din_i[4] ^ din_i[5] ^ din_i[6] ^
|
53 |
|
|
crc_in_i[6] ^ crc_in_i[5] ^ crc_in_i[4] ^ crc_in_i[3] ^ crc_in_i[2] ^ crc_in_i[1] ^ crc_in_i[0];
|
54 |
|
|
assign crc_out_o[13] = din_i[6] ^ din_i[7] ^
|
55 |
|
|
crc_in_i[7] ^ crc_in_i[6];
|
56 |
|
|
assign crc_out_o[12] = din_i[5] ^ din_i[6] ^
|
57 |
|
|
crc_in_i[6] ^ crc_in_i[5];
|
58 |
|
|
assign crc_out_o[11] = din_i[4] ^ din_i[5] ^
|
59 |
|
|
crc_in_i[5] ^ crc_in_i[4];
|
60 |
|
|
assign crc_out_o[10] = din_i[3] ^ din_i[4] ^
|
61 |
|
|
crc_in_i[4] ^ crc_in_i[3];
|
62 |
|
|
assign crc_out_o[9] = din_i[2] ^ din_i[3] ^
|
63 |
|
|
crc_in_i[3] ^ crc_in_i[2];
|
64 |
|
|
assign crc_out_o[8] = din_i[1] ^ din_i[2] ^
|
65 |
|
|
crc_in_i[2] ^ crc_in_i[1];
|
66 |
|
|
assign crc_out_o[7] = din_i[0] ^ din_i[1] ^
|
67 |
|
|
crc_in_i[15] ^ crc_in_i[1] ^ crc_in_i[0];
|
68 |
|
|
assign crc_out_o[6] = din_i[0] ^
|
69 |
|
|
crc_in_i[14] ^ crc_in_i[0];
|
70 |
|
|
assign crc_out_o[5] = crc_in_i[13];
|
71 |
|
|
assign crc_out_o[4] = crc_in_i[12];
|
72 |
|
|
assign crc_out_o[3] = crc_in_i[11];
|
73 |
|
|
assign crc_out_o[2] = crc_in_i[10];
|
74 |
|
|
assign crc_out_o[1] = crc_in_i[9];
|
75 |
|
|
assign crc_out_o[0] = din_i[0] ^ din_i[1] ^ din_i[2] ^ din_i[3] ^ din_i[4] ^ din_i[5] ^ din_i[6] ^ din_i[7] ^
|
76 |
|
|
crc_in_i[8] ^ crc_in_i[7] ^ crc_in_i[6] ^ crc_in_i[5] ^ crc_in_i[4] ^ crc_in_i[3] ^ crc_in_i[2] ^ crc_in_i[1] ^ crc_in_i[0];
|
77 |
|
|
|
78 |
|
|
|
79 |
|
|
endmodule
|