OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 unneback
`ifndef BASE
2
`define BASE vl_
3
`endif
4
 
5
`ifdef ALL
6
 
7
`define GBUF
8
`define SYNC_RST
9
`define PLL
10
 
11
`define MULTS
12
`define MULTS18X18
13
`define MULT
14
`define SHIFT_UNIT_32
15
`define LOGIC_UNIT
16
 
17
`define CNT_SHREG_WRAP
18
`define CNT_SHREG_CE_WRAP
19
`define CNT_SHREG_CE_CLEAR
20
`define CNT_SHREG_CE_CLEAR_WRAP
21
 
22
`define MUX_ANDOR
23
`define MUX2_ANDOR
24
`define MUX3_ANDOR
25
`define MUX4_ANDOR
26
`define MUX5_ANDOR
27
`define MUX6_ANDOR
28
 
29
`define ROM_INIT
30
`define RAM
31
`define RAM_BE
32
`define DPRAM_1R1W
33
`define DPRAM_2R1W
34
`define DPRAM_2R2W
35
`define FIFO_1R1W_FILL_LEVEL_SYNC
36
`define FIFO_2R2W_SYNC_SIMPLEX
37
`define FIFO_CMP_ASYNC
38
`define FIFO_1R1W_ASYNC
39
`define FIFO_2R2W_ASYNC
40
`define FIFO_2R2W_ASYNC_SIMPLEX
41
 
42
`define DFF
43
`define DFF_ARRAY
44
`define DFF_CE
45
`define DFF_CE_CLEAR
46
`define DF_CE_SET
47
`define SPR
48
`define SRP
49
`define DFF_SR
50
`define LATCH
51
`define SHREG
52
`define SHREG_CE
53
`define DELAY
54
`define DELAY_EMPTYFLAG
55
 
56
`define WB3WB3_BRIDGE
57
`define WB3_ARBITER_TYPE1
58
`define WB_BOOT_ROM
59
`define WB_DPRAM
60
 
61
`endif
62
 
63
`ifdef PLL
64
`ifndef SYNC_RST
65
`define SYNC_RST
66
`endif
67
`endif
68
 
69
`ifdef SYNC_RST
70
`ifndef GBUF
71
`define GBUF
72
`endif
73
`endif
74
 
75
`ifdef WB_DPRAM
76
`ifndef DPRAM_2R2W
77
`define DPRAM_2R2W
78
`endif
79
`ifndef SPR
80
`define SPR
81
`endif
82
`endif
83
 
84
`ifdef WB3_ARBITER_TYPE1
85
`ifndef MUX_ANDOR
86
`define MUX_ANDOR
87
`endif
88
`endif
89
 
90
`ifdef WB3WB3_BRIDGE
91
`ifndef CNT_SHREG_CE_CLEAR
92
`define CNT_SHREG_CE_CLEAR
93
`endif
94
`ifndef DFF
95
`define DFF
96
`endif
97
`ifndef DFF_CE
98
`define DFF_CE
99
`endif
100
`ifndef CNT_SHREG_CE_CLEAR
101
`define CNT_SHREG_CE_CLEAR
102
`endif
103
`ifndef FIFO_2R2W_ASYNC_SIMPLEX
104
`define FIFO_2R2W_ASYNC_SIMPLEX
105
`endif
106
`endif
107
 
108
`ifdef MULTS18X18
109
`ifndef MULTS
110
`define MULTS
111
`endif
112
`endif
113
 
114
`ifdef SHIFT_UNIT_32
115
`ifndef MULTS
116
`define MULTS
117
`endif
118
`endif
119
 
120
`ifdef MUX2_ANDOR
121
`ifndef MUX_ANDOR
122
`define MUX_ANDOR
123
`endif
124
`endif
125
 
126
`ifdef MUX3_ANDOR
127
`ifndef MUX_ANDOR
128
`define MUX_ANDOR
129
`endif
130
`endif
131
 
132
`ifdef MUX4_ANDOR
133
`ifndef MUX_ANDOR
134
`define MUX_ANDOR
135
`endif
136
`endif
137
 
138
`ifdef MUX5_ANDOR
139
`ifndef MUX_ANDOR
140
`define MUX_ANDOR
141
`endif
142
`endif
143
 
144
`ifdef MUX6_ANDOR
145
`ifndef MUX_ANDOR
146
`define MUX_ANDOR
147
`endif
148
`endif
149
 
150
`ifdef FIFO_1R1W_FILL_LEVEL_SYNC
151
`ifndef CNT_BIN_CE
152
`define CNT_BIN_CE
153
`endif
154
`ifndef DPRAM_1R1W
155
`define DPRAM_1R1W
156
`endif
157
`ifndef CNT_BIN_CE_REW_Q_ZQ_L1
158
`define CNT_BIN_CE_REW_Q_ZQ_L1
159
`endif
160
`endif
161
 
162
`ifdef FIFO_1R1W_FILL_LEVEL_SYNC
163
`ifndef CNT_LFSR_CE
164
`define CNT_LFSR_CE
165
`endif
166
`ifndef DPRAM_2R2W
167
`define DPRAM_2R2W
168
`endif
169
`ifndef CNT_BIN_CE_REW_ZQ_L1
170
`define CNT_BIN_CE_REW_ZQ_L1
171
`endif
172
`endif
173
 
174
`ifdef FIFO_2R2W_ASYNC_SIMPLEX
175
`ifndef CNT_GRAY_CE_BIN
176
`define CNT_GRAY_CE_BIN
177
`endif
178
`ifndef DPRAM_2R2W
179
`define DPRAM_2R2W
180
`endif
181
`ifndef FIFO_CMP_ASYNC
182
`define FIFO_CMP_ASYNC
183
`endif
184
`endif
185
 
186
`ifdef FIFO_2R2W_ASYNC
187
`ifndef FIFO_1R1W_ASYNC
188
`define FIFO_1R1W_ASYNC
189
`endif
190
`endif
191
 
192
`ifdef FIFO_1R1W_ASYNC
193
`ifndef CNT_GRAY_CE_BIN
194
`define CNT_GRAY_CE_BIN
195
`endif
196
`ifndef DPRAM_1R1W
197
`define DPRAM_1R1W
198
`endif
199
`ifndef FIFO_CMP_ASYNC
200
`define FIFO_CMP_ASYNC
201
`endif
202
`endif
203
 
204
`ifdef FIFO_CMP_ASYNC
205
`ifndef DFF_SR
206
`define DFF_SR
207
`endif
208
`ifndef DFF
209
`define DFF
210
`endif
211
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.