Subversion Repositories versatile_library

// default SYN_KEEP definition

///////////////////////////////////////

// dependencies

///////////////////////////////////////

// size to width

//////////////////////////////////////////////////////////////////////

////                                                              ////

////  Versatile library, clock and reset                          ////

////                                                              ////

////  Description                                                 ////

////  Logic related to clock and reset                            ////

////                                                              ////

////                                                              ////

////  To Do:                                                      ////

////   - add more different registers                             ////

////                                                              ////

////  Author(s):                                                  ////

////      - Michael Unneback, unneback@opencores.org              ////

////        ORSoC AB                                              ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2010 Authors and OPENCORES.ORG                 ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE.  See the GNU Lesser General Public License for more ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from http://www.opencores.org/lgpl.shtml                     ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

//altera

module vl_gbuf ( i, o);

input i;

output o;

assign o = i;

endmodule

 // ALTERA

 //ACTEL

// sync reset

// input active lo async reset, normally from external reset generator and/or switch

// output active high global reset sync with two DFFs 

`timescale 1 ns/100 ps

module vl_sync_rst ( rst_n_i, rst_o, clk);

input rst_n_i, clk;

output rst_o;

reg [1:0] tmp;

always @ (posedge clk or negedge rst_n_i)

if (!rst_n_i)

        tmp <= 2'b11;

else

        tmp <= {1'b0,tmp[1]};

vl_gbuf buf_i0( .i(tmp[0]), .o(rst_o));

endmodule

// vl_pll

///////////////////////////////////////////////////////////////////////////////

`timescale 1 ps/1 ps

module vl_pll ( clk_i, rst_n_i, lock, clk_o, rst_o);

parameter index = 0;

parameter number_of_clk = 1;

parameter period_time_0 = 20000;

parameter period_time_1 = 20000;

parameter period_time_2 = 20000;

parameter period_time_3 = 20000;

parameter period_time_4 = 20000;

parameter lock_delay = 2000000;

input clk_i, rst_n_i;

output lock;

output reg [0:number_of_clk-1] clk_o;

output [0:number_of_clk-1] rst_o;

`ifdef SIM_PLL

always

     #((period_time_0)/2) clk_o[0] <=  (!rst_n_i) ? 0 : ~clk_o[0];

generate if (number_of_clk > 1)

always

     #((period_time_1)/2) clk_o[1] <=  (!rst_n_i) ? 0 : ~clk_o[1];

endgenerate

generate if (number_of_clk > 2)

always

     #((period_time_2)/2) clk_o[2] <=  (!rst_n_i) ? 0 : ~clk_o[2];

endgenerate

generate if (number_of_clk > 3)

always

     #((period_time_3)/2) clk_o[3] <=  (!rst_n_i) ? 0 : ~clk_o[3];

endgenerate

generate if (number_of_clk > 4)

always

     #((period_time_4)/2) clk_o[4] <=  (!rst_n_i) ? 0 : ~clk_o[4];

endgenerate

genvar i;

generate for (i=0;i<number_of_clk;i=i+1) begin: clock

     vl_sync_rst rst_i0 ( .rst_n_i(rst_n_i | lock), .rst_o(rst_o[i]), .clk(clk_o[i]));

end

endgenerate

//assign #lock_delay lock = rst_n_i;

assign lock = rst_n_i;

endmodule

`else

`ifdef VL_PLL0

`ifdef VL_PLL0_CLK1

    pll0 pll0_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]));

`endif

`ifdef VL_PLL0_CLK2

    pll0 pll0_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]));

`endif

`ifdef VL_PLL0_CLK3

    pll0 pll0_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]));

`endif

`ifdef VL_PLL0_CLK4

    pll0 pll0_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]));

`endif

`ifdef VL_PLL0_CLK5

    pll0 pll0_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]), .c4(clk_o[4]));

`endif

`endif

`ifdef VL_PLL1

`ifdef VL_PLL1_CLK1

    pll1 pll1_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]));

`endif

`ifdef VL_PLL1_CLK2

    pll1 pll1_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]));

`endif

`ifdef VL_PLL1_CLK3

    pll1 pll1_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]));

`endif

`ifdef VL_PLL1_CLK4

    pll1 pll1_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]));

`endif

`ifdef VL_PLL1_CLK5

    pll1 pll1_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]), .c4(clk_o[4]));

`endif

`endif

`ifdef VL_PLL2

`ifdef VL_PLL2_CLK1

    pll2 pll2_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]));

`endif

`ifdef VL_PLL2_CLK2

    pll2 pll2_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]));

`endif

`ifdef VL_PLL2_CLK3

    pll2 pll2_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]));

`endif

`ifdef VL_PLL2_CLK4

    pll2 pll2_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]));

`endif

`ifdef VL_PLL2_CLK5

    pll2 pll2_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]), .c4(clk_o[4]));

`endif

`endif

`ifdef VL_PLL3

`ifdef VL_PLL3_CLK1

    pll3 pll3_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]));

`endif

`ifdef VL_PLL3_CLK2

    pll3 pll3_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]));

`endif

`ifdef VL_PLL3_CLK3

    pll3 pll3_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]));

`endif

`ifdef VL_PLL3_CLK4

    pll3 pll3_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]));

`endif

`ifdef VL_PLL3_CLK5

    pll3 pll3_i0 (.areset(rst_n_i), .inclk0(clk_i), .locked(lock), .c0(clk_o[0]), .c1(clk_o[1]), .c2(clk_o[2]), .c3(clk_o[3]), .c4(clk_o[4]));

`endif

`endif

genvar i;

generate for (i=0;i<number_of_clk;i=i+1) begin: clock

        vl_sync_rst rst_i0 ( .rst_n_i(rst_n_i | lock), .rst_o(rst_o[i]), .clk(clk_o[i]));

end

endgenerate

endmodule

`endif

///////////////////////////////////////////////////////////////////////////////

 //altera

 //actel

//////////////////////////////////////////////////////////////////////

////                                                              ////

////  Versatile library, registers                                ////

////                                                              ////

////  Description                                                 ////

////  Different type of registers                                 ////

////                                                              ////

////                                                              ////

////  To Do:                                                      ////

////   - add more different registers                             ////

////                                                              ////

////  Author(s):                                                  ////

////      - Michael Unneback, unneback@opencores.org              ////

////        ORSoC AB                                              ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2010 Authors and OPENCORES.ORG                 ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE.  See the GNU Lesser General Public License for more ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from http://www.opencores.org/lgpl.shtml                     ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

module vl_dff ( d, q, clk, rst);

        parameter width = 1;

        parameter reset_value = {width{1'b0}};

        input [width-1:0] d;

        input clk, rst;

        output reg [width-1:0] q;

        always @ (posedge clk or posedge rst)

        if (rst)

                q <= reset_value;

        else

                q <= d;

endmodule

module vl_dff_array ( d, q, clk, rst);

        parameter width = 1;

        parameter depth = 2;

        parameter reset_value = 1'b0;

        input [width-1:0] d;

        input clk, rst;

        output [width-1:0] q;

        reg  [0:depth-1] q_tmp [width-1:0];

        integer i;

        always @ (posedge clk or posedge rst)

        if (rst) begin

            for (i=0;i<depth;i=i+1)

                q_tmp[i] <= {width{reset_value}};

        end else begin

            q_tmp[0] <= d;

            for (i=1;i<depth;i=i+1)

                q_tmp[i] <= q_tmp[i-1];

        end

    assign q = q_tmp[depth-1];

endmodule

module vl_dff_ce ( d, ce, q, clk, rst);

        parameter width = 1;

        parameter reset_value = {width{1'b0}};

        input [width-1:0] d;

        input ce, clk, rst;

        output reg [width-1:0] q;

        always @ (posedge clk or posedge rst)

        if (rst)

                q <= reset_value;

        else

                if (ce)

                        q <= d;

endmodule

module vl_dff_ce_clear ( d, ce, clear, q, clk, rst);

        parameter width = 1;

        parameter reset_value = {width{1'b0}};

        input [width-1:0] d;

        input ce, clear, clk, rst;

        output reg [width-1:0] q;

        always @ (posedge clk or posedge rst)

        if (rst)

            q <= reset_value;

        else

            if (ce)

                if (clear)

                    q <= {width{1'b0}};

                else

                    q <= d;

endmodule

module vl_dff_ce_set ( d, ce, set, q, clk, rst);

        parameter width = 1;

        parameter reset_value = {width{1'b0}};

        input [width-1:0] d;

        input ce, set, clk, rst;

        output reg [width-1:0] q;

        always @ (posedge clk or posedge rst)

        if (rst)

            q <= reset_value;

        else

            if (ce)

                if (set)

                    q <= {width{1'b1}};

                else

                    q <= d;

endmodule

module vl_spr ( sp, r, q, clk, rst);

        //parameter width = 1;

        parameter reset_value = 1'b0;

        input sp, r;

        output reg q;

        input clk, rst;

        always @ (posedge clk or posedge rst)

        if (rst)

            q <= reset_value;

        else

            if (sp)

                q <= 1'b1;

            else if (r)

                q <= 1'b0;

endmodule

module vl_srp ( s, rp, q, clk, rst);

        parameter width = 1;

        parameter reset_value = 0;

        input s, rp;

        output reg q;

        input clk, rst;

        always @ (posedge clk or posedge rst)

        if (rst)

            q <= reset_value;

        else

            if (rp)

                q <= 1'b0;

            else if (s)

                q <= 1'b1;

endmodule

// megafunction wizard: %LPM_FF%

// GENERATION: STANDARD

// VERSION: WM1.0

// MODULE: lpm_ff 

// ============================================================

// File Name: dff_sr.v

// Megafunction Name(s):

//                      lpm_ff

//

// Simulation Library Files(s):

//                      lpm

// ============================================================

// ************************************************************

// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!

//

// 9.1 Build 304 01/25/2010 SP 1 SJ Full Version

// ************************************************************

//Copyright (C) 1991-2010 Altera Corporation

//Your use of Altera Corporation's design tools, logic functions 

//and other software and tools, and its AMPP partner logic 

//functions, and any output files from any of the foregoing 

//(including device programming or simulation files), and any 

//associated documentation or information are expressly subject 

//to the terms and conditions of the Altera Program License 

//Subscription Agreement, Altera MegaCore Function License 

//Agreement, or other applicable license agreement, including, 

//without limitation, that your use is for the sole purpose of 

//programming logic devices manufactured by Altera and sold by 

//Altera or its authorized distributors.  Please refer to the 

//applicable agreement for further details.

// synopsys translate_off

`timescale 1 ps / 1 ps

// synopsys translate_on

module vl_dff_sr (

        aclr,

        aset,

        clock,

        data,

        q);

        input     aclr;

        input     aset;

        input     clock;

        input     data;

        output    q;

        wire [0:0] sub_wire0;

        wire [0:0] sub_wire1 = sub_wire0[0:0];

        wire  q = sub_wire1;

        wire  sub_wire2 = data;

        wire  sub_wire3 = sub_wire2;

        lpm_ff  lpm_ff_component (

                                .aclr (aclr),

                                .clock (clock),

                                .data (sub_wire3),

                                .aset (aset),

                                .q (sub_wire0)

                                // synopsys translate_off

                                ,

                                .aload (),

                                .enable (),

                                .sclr (),

                                .sload (),

                                .sset ()

                                // synopsys translate_on

                                );

        defparam

                lpm_ff_component.lpm_fftype = "DFF",

                lpm_ff_component.lpm_type = "LPM_FF",

                lpm_ff_component.lpm_width = 1;

endmodule

// ============================================================

// CNX file retrieval info

// ============================================================

// Retrieval info: PRIVATE: ACLR NUMERIC "1"

// Retrieval info: PRIVATE: ALOAD NUMERIC "0"

// Retrieval info: PRIVATE: ASET NUMERIC "1"

// Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1"

// Retrieval info: PRIVATE: CLK_EN NUMERIC "0"

// Retrieval info: PRIVATE: DFF NUMERIC "1"

// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"

// Retrieval info: PRIVATE: SCLR NUMERIC "0"

// Retrieval info: PRIVATE: SLOAD NUMERIC "0"

// Retrieval info: PRIVATE: SSET NUMERIC "0"

// Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1"

// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"

// Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0"

// Retrieval info: PRIVATE: nBit NUMERIC "1"

// Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF"

// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF"

// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"

// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT NODEFVAL aclr

// Retrieval info: USED_PORT: aset 0 0 0 0 INPUT NODEFVAL aset

// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock

// Retrieval info: USED_PORT: data 0 0 0 0 INPUT NODEFVAL data

// Retrieval info: USED_PORT: q 0 0 0 0 OUTPUT NODEFVAL q

// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0

// Retrieval info: CONNECT: q 0 0 0 0 @q 0 0 1 0

// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0

// Retrieval info: CONNECT: @aset 0 0 0 0 aset 0 0 0 0

// Retrieval info: CONNECT: @data 0 0 1 0 data 0 0 0 0

// Retrieval info: LIBRARY: lpm lpm.lpm_components.all

// Retrieval info: GEN_FILE: TYPE_NORMAL dff_sr.v TRUE

// Retrieval info: GEN_FILE: TYPE_NORMAL dff_sr.inc FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL dff_sr.cmp FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL dff_sr.bsf FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL dff_sr_inst.v FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL dff_sr_bb.v FALSE

// Retrieval info: LIB_FILE: lpm

// LATCH

// For targtes not supporting LATCH use dff_sr with clk=1 and data=1

module vl_latch ( d, le, q, clk);

input d, le;

output q;

input clk;

dff_sr i0 (.aclr(), .aset(), .clock(1'b1), .data(1'b1), .q(q));

endmodule

module vl_shreg ( d, q, clk, rst);

parameter depth = 10;

input d;

output q;

input clk, rst;

reg [1:depth] dffs;

always @ (posedge clk or posedge rst)

if (rst)

    dffs <= {depth{1'b0}};

else

    dffs <= {d,dffs[1:depth-1]};

assign q = dffs[depth];

endmodule

module vl_shreg_ce ( d, ce, q, clk, rst);

parameter depth = 10;

input d, ce;

output q;

input clk, rst;

reg [1:depth] dffs;

always @ (posedge clk or posedge rst)

if (rst)

    dffs <= {depth{1'b0}};

else

    if (ce)

        dffs <= {d,dffs[1:depth-1]};

assign q = dffs[depth];

endmodule

module vl_delay ( d, q, clk, rst);

parameter depth = 10;

input d;

output q;

input clk, rst;

reg [1:depth] dffs;

always @ (posedge clk or posedge rst)

if (rst)

    dffs <= {depth{1'b0}};

else

    dffs <= {d,dffs[1:depth-1]};

assign q = dffs[depth];

endmodule

module vl_delay_emptyflag ( d, q, emptyflag, clk, rst);

parameter depth = 10;

input d;

output q, emptyflag;

input clk, rst;

reg [1:depth] dffs;

always @ (posedge clk or posedge rst)

if (rst)

    dffs <= {depth{1'b0}};

else

    dffs <= {d,dffs[1:depth-1]};

assign q = dffs[depth];

assign emptyflag = !(|dffs);

endmodule

module vl_pulse2toggle ( pl, q, clk, rst);

input pl;

output reg q;

input clk, rst;

always @ (posedge clk or posedge rst)

if (rst)

    q <= 1'b0;

else

    q <= pl ^ q;

endmodule

module vl_toggle2pulse (d, pl, clk, rst);

input d;

output pl;

input clk, rst;

reg dff;

always @ (posedge clk or posedge rst)

if (rst)

    dff <= 1'b0;

else

    dff <= d;

assign pl = d ^ dff;

endmodule

module vl_synchronizer (d, q, clk, rst);

input d;

output reg q;

input clk, rst;

reg dff;

always @ (posedge clk or posedge rst)

if (rst)

    {q,dff} <= 2'b00;

else

    {q,dff} <= {dff,d};

endmodule

module vl_cdc ( start_pl, take_it_pl, take_it_grant_pl, got_it_pl, clk_src, rst_src, clk_dst, rst_dst);

input start_pl;

output take_it_pl;

input take_it_grant_pl; // note: connect to take_it_pl to generate automatic ack

output got_it_pl;

input clk_src, rst_src;

input clk_dst, rst_dst;

wire take_it_tg, take_it_tg_sync;

wire got_it_tg, got_it_tg_sync;

// src -> dst

vl_pulse2toggle p2t0 (

    .pl(start_pl),

    .q(take_it_tg),

    .clk(clk_src),

    .rst(rst_src));

vl_synchronizer sync0 (

    .d(take_it_tg),

    .q(take_it_tg_sync),

    .clk(clk_dst),

    .rst(rst_dst));

vl_toggle2pulse t2p0 (

    .d(take_it_tg_sync),

    .pl(take_it_pl),

    .clk(clk_dst),

    .rst(rst_dst));

// dst -> src

vl_pulse2toggle p2t1 (

    .pl(take_it_grant_pl),

    .q(got_it_tg),

    .clk(clk_dst),

    .rst(rst_dst));

vl_synchronizer sync1 (

    .d(got_it_tg),

    .q(got_it_tg_sync),

    .clk(clk_src),

    .rst(rst_src));

vl_toggle2pulse t2p1 (

    .d(got_it_tg_sync),

    .pl(got_it_pl),

    .clk(clk_src),

    .rst(rst_src));

endmodule

//////////////////////////////////////////////////////////////////////

////                                                              ////

////  Logic functions                                             ////

////                                                              ////

////  Description                                                 ////

////  Logic functions such as multiplexers                        ////

////                                                              ////

////                                                              ////

////  To Do:                                                      ////

////   -                                                          ////

////                                                              ////

////  Author(s):                                                  ////

////      - Michael Unneback, unneback@opencores.org              ////

////        ORSoC AB                                              ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2010 Authors and OPENCORES.ORG                 ////