1 |
46 |
rrred |
--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone II" LPM_SIZE=4 LPM_WIDTH=8 LPM_WIDTHS=2 data result sel
|
2 |
|
|
--VERSION_BEGIN 13.0 cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ VERSION_END
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
-- Copyright (C) 1991-2013 Altera Corporation
|
6 |
|
|
-- Your use of Altera Corporation's design tools, logic functions
|
7 |
|
|
-- and other software and tools, and its AMPP partner logic
|
8 |
|
|
-- functions, and any output files from any of the foregoing
|
9 |
|
|
-- (including device programming or simulation files), and any
|
10 |
|
|
-- associated documentation or information are expressly subject
|
11 |
|
|
-- to the terms and conditions of the Altera Program License
|
12 |
|
|
-- Subscription Agreement, Altera MegaCore Function License
|
13 |
|
|
-- Agreement, or other applicable license agreement, including,
|
14 |
|
|
-- without limitation, that your use is for the sole purpose of
|
15 |
|
|
-- programming logic devices manufactured by Altera and sold by
|
16 |
|
|
-- Altera or its authorized distributors. Please refer to the
|
17 |
|
|
-- applicable agreement for further details.
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
--synthesis_resources = lut 16
|
22 |
|
|
SUBDESIGN mux_kib
|
23 |
|
|
(
|
24 |
|
|
data[31..0] : input;
|
25 |
|
|
result[7..0] : output;
|
26 |
|
|
sel[1..0] : input;
|
27 |
|
|
)
|
28 |
|
|
VARIABLE
|
29 |
|
|
result_node[7..0] : WIRE;
|
30 |
|
|
sel_node[1..0] : WIRE;
|
31 |
|
|
w_data182w[3..0] : WIRE;
|
32 |
|
|
w_data212w[3..0] : WIRE;
|
33 |
|
|
w_data237w[3..0] : WIRE;
|
34 |
|
|
w_data262w[3..0] : WIRE;
|
35 |
|
|
w_data287w[3..0] : WIRE;
|
36 |
|
|
w_data312w[3..0] : WIRE;
|
37 |
|
|
w_data337w[3..0] : WIRE;
|
38 |
|
|
w_data362w[3..0] : WIRE;
|
39 |
|
|
|
40 |
|
|
BEGIN
|
41 |
|
|
result[] = result_node[];
|
42 |
|
|
result_node[] = ( (((w_data362w[1..1] & sel_node[0..0]) & (! (((w_data362w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data362w[2..2]))))) # ((((w_data362w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data362w[2..2]))) & (w_data362w[3..3] # (! sel_node[0..0])))), (((w_data337w[1..1] & sel_node[0..0]) & (! (((w_data337w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data337w[2..2]))))) # ((((w_data337w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data337w[2..2]))) & (w_data337w[3..3] # (! sel_node[0..0])))), (((w_data312w[1..1] & sel_node[0..0]) & (! (((w_data312w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data312w[2..2]))))) # ((((w_data312w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data312w[2..2]))) & (w_data312w[3..3] # (! sel_node[0..0])))), (((w_data287w[1..1] & sel_node[0..0]) & (! (((w_data287w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data287w[2..2]))))) # ((((w_data287w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data287w[2..2]))) & (w_data287w[3..3] # (! sel_node[0..0])))), (((w_data262w[1..1] & sel_node[0..0]) & (! (((w_data262w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data262w[2..2]))))) # ((((w_data262w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data262w[2..2]))) & (w_data262w[3..3] # (! sel_node[0..0])))), (((w_data237w[1..1] & sel_node[0..0]) & (! (((w_data237w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data237w[2..2]))))) # ((((w_data237w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data237w[2..2]))) & (w_data237w[3..3] # (! sel_node[0..0])))), (((w_data212w[1..1] & sel_node[0..0]) & (! (((w_data212w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data212w[2..2]))))) # ((((w_data212w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data212w[2..2]))) & (w_data212w[3..3] # (! sel_node[0..0])))), (((w_data182w[1..1] & sel_node[0..0]) & (! (((w_data182w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data182w[2..2]))))) # ((((w_data182w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data182w[2..2]))) & (w_data182w[3..3] # (! sel_node[0..0])))));
|
43 |
|
|
sel_node[] = ( sel[1..0]);
|
44 |
|
|
w_data182w[] = ( data[24..24], data[16..16], data[8..8], data[0..0]);
|
45 |
|
|
w_data212w[] = ( data[25..25], data[17..17], data[9..9], data[1..1]);
|
46 |
|
|
w_data237w[] = ( data[26..26], data[18..18], data[10..10], data[2..2]);
|
47 |
|
|
w_data262w[] = ( data[27..27], data[19..19], data[11..11], data[3..3]);
|
48 |
|
|
w_data287w[] = ( data[28..28], data[20..20], data[12..12], data[4..4]);
|
49 |
|
|
w_data312w[] = ( data[29..29], data[21..21], data[13..13], data[5..5]);
|
50 |
|
|
w_data337w[] = ( data[30..30], data[22..22], data[14..14], data[6..6]);
|
51 |
|
|
w_data362w[] = ( data[31..31], data[23..23], data[15..15], data[7..7]);
|
52 |
|
|
END;
|
53 |
|
|
--VALID FILE
|