OpenCores
URL https://opencores.org/ocsvn/z80soc/z80soc/trunk

Subversion Repositories z80soc

[/] [z80soc/] [trunk/] [V0.7.3/] [DE2115/] [vhdl/] [PLL_Clocks_inst.vhd] - Blame information for rev 46

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 46 rrred
PLL_Clocks_inst : PLL_Clocks PORT MAP (
2
                inclk0   => inclk0_sig,
3
                c0       => c0_sig,
4
                c1       => c1_sig,
5
                c2       => c2_sig
6
        );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.