OpenCores
URL https://opencores.org/ocsvn/zap/zap/trunk

Subversion Repositories zap

[/] [zap/] [trunk/] [src/] [ts/] [arm_test/] [Config.cfg] - Blame information for rev 43

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 Revanth
# TC config.
2
 
3
%Config = (
4
        # CPU configuration.
5
        DATA_CACHE_SIZE             => 4096,    # Data cache size in bytes
6
        CODE_CACHE_SIZE             => 4096,    # Instruction cache size in bytes
7
        CODE_SECTION_TLB_ENTRIES    => 8,       # Instruction section TLB entries.
8
        CODE_SPAGE_TLB_ENTRIES      => 32,      # Instruction small page TLB entries.
9
        CODE_LPAGE_TLB_ENTRIES      => 16,      # Instruction large page TLB entries.
10
        DATA_SECTION_TLB_ENTRIES    => 8,       # Data section TLB entries.
11
        DATA_SPAGE_TLB_ENTRIES      => 32,      # Data small page TLB entries.
12
        DATA_LPAGE_TLB_ENTRIES      => 16,      # Data large page TLB entries.
13
        BP_DEPTH                    => 1024,    # Branch predictor depth.
14
        INSTR_FIFO_DEPTH            => 4,       # Instruction buffer depth.
15
        STORE_BUFFER_DEPTH          => 16,      # Store buffer depth.
16 33 Revanth
        SYNTHESIS                   => 0,       # 0 allows debug messages.
17 26 Revanth
 
18
        # Testbench configuration.
19 43 Revanth
        WAVES                       => 0,       # Log VCD
20 26 Revanth
        EXT_RAM_SIZE                => 32768,   # External RAM size.
21
        SEED                        => -1,      # Seed. Use -1 to use random seed.
22
        DUMP_START                  => 2000,    # Starting memory address from which to dump.
23
        DUMP_SIZE                   => 200,     # Length of dump in bytes.
24 43 Revanth
        MAX_CLOCK_CYCLES            => 40000,   # Clock cycles to run the simulation for.
25 26 Revanth
        DEFINE_TLB_DEBUG            => 0,       # Make this 1 to define TLB_DEBUG. Useful for debugging the TLB.
26
        REG_CHECK                   => {
27
                                                # Value of registers(Post Translate) at the end of the test.
28
                                                # "r => Verilog_value"
29
                                                "r0"  => "32'hFFFFFFFF",
30
                                                "r1"  => "32'hFFFFFFFF",
31
                                                "r2"  => "32'hFFFFFFFF",
32
                                                "r3"  => "32'hFFFFFFFF",
33
                                                "r4"  => "32'hFFFFFFFF",
34
                                                "r5"  => "32'hFFFFFFFF",
35
                                                "r6"  => "32'hFFFFFFFF",
36
                                                "r7"  => "32'hFFFFFFFF",
37
                                                "r8"  => "32'hFFFFFFFF",
38
                                                "r9"  => "32'hFFFFFFFF",
39
                                                "r10" => "32'hFFFFFFFF",
40
                                                "r11" => "32'hFFFFFFFF",
41
                                                "r12" => "32'hFFFFFFFF",
42
                                                "r13" => "32'hFFFFFFFF",
43
                                                "r14" => "32'hFFFFFFFF"
44
                                       },
45
        FINAL_CHECK                 => {}
46
);
47
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.