OpenCores
URL https://opencores.org/ocsvn/zap/zap/trunk

Subversion Repositories zap

[/] [zap/] [trunk/] [src/] [ts/] [factorial/] [Config.cfg] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 Revanth
# TC config.
2
 
3
%Config = (
4
        # CPU configuration.
5
        DATA_CACHE_SIZE             => 4096,    # Data cache size in bytes
6
        CODE_CACHE_SIZE             => 4096,    # Instruction cache size in bytes
7 29 Revanth
        CODE_SECTION_TLB_ENTRIES    => 512,     # Instruction section TLB entries.
8
        CODE_SPAGE_TLB_ENTRIES      => 512,     # Instruction small page TLB entries.
9
        CODE_LPAGE_TLB_ENTRIES      => 512,     # Instruction large page TLB entries.
10
        DATA_SECTION_TLB_ENTRIES    => 512,     # Data section TLB entries.
11
        DATA_SPAGE_TLB_ENTRIES      => 512,     # Data small page TLB entries.
12
        DATA_LPAGE_TLB_ENTRIES      => 512,     # Data large page TLB entries.
13 26 Revanth
        BP_DEPTH                    => 1024,    # Branch predictor depth.
14
        INSTR_FIFO_DEPTH            => 4,       # Instruction buffer depth.
15
        STORE_BUFFER_DEPTH          => 16,      # Store buffer depth.
16 33 Revanth
        SYNTHESIS                   => 0,       # 0 allows debug messages.
17 26 Revanth
 
18
        # Testbench configuration.
19 38 Revanth
        IRQ_EN                      => 1,       # Enable IRQs.
20
        UART_TX_TERMINAL            => 0,       # No UART terminal.
21 26 Revanth
        EXT_RAM_SIZE                => 32768,   # External RAM size.
22
        SEED                        => -1,      # Seed. Use -1 to use random seed.
23
        DUMP_START                  => 2000,    # Starting memory address from which to dump.
24
        DUMP_SIZE                   => 200,     # Length of dump in bytes.
25
        MAX_CLOCK_CYCLES            => 100000,  # Clock cycles to run the simulation for.
26 38 Revanth
        ALLOW_STALLS                => 0,       # Make this 1 to allow external RAM to signal a stall.
27 26 Revanth
        DEFINE_TLB_DEBUG            => 0,       # Make this 1 to define TLB_DEBUG. Useful for debugging the TLB.
28
        REG_CHECK                   => {},      # Registers to examine.
29
        FINAL_CHECK                 => {
30
                                                # Values of memory for test to succeed.
31
                                                # LOCATION => VALUE
32
                                                "32'd2000" => "32'h00007805",
33
                                                "32'd2004" => "32'h4048f5c3",
34
                                                "32'd2008" => "32'h00000001",
35
                                                "32'd2012" => "32'h00000000",
36
                                                "32'd2016" => "32'h00000001",
37
                                                "32'd2020" => "32'hfffffffe",
38
                                                "32'd2024" => "32'h00000001",
39
                                                "32'd2028" => "32'h00000001",
40
                                                "32'd2032" => "32'hfffffffe",
41
                                                "32'd2036" => "32'h00000001",
42
                                                "32'd2040" => "32'h00000000",
43
                                                "32'd2044" => "32'h00000001"
44
                                       }
45
);
46
 
47
##########################
48
#                        #
49
# END OF FILE            #
50
#                        #
51
##########################

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.