OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] [asm/] [lodsto.S] - Blame information for rev 69

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2
;
3
; Filename:     lodsto.S
4
;
5
; Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
6
;
7
; Purpose:      A quick test of whether or not we can execute loads and
8
;               stores.  The test does not report success or failure, so
9
;               you will need to observe it in a simulator to know if it
10
;               worked or didn't.
11
;
12
; Creator:      Dan Gisselquist, Ph.D.
13 69 dgisselq
;               Gisselquist Technology, LLC
14 2 dgisselq
;
15
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
16
;
17
; Copyright (C) 2015, Gisselquist Technology, LLC
18
;
19
; This program is free software (firmware): you can redistribute it and/or
20
; modify it under the terms of  the GNU General Public License as published
21
; by the Free Software Foundation, either version 3 of the License, or (at
22
; your option) any later version.
23
;
24
; This program is distributed in the hope that it will be useful, but WITHOUT
25
; ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
26
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
27
; for more details.
28
;
29
; License:      GPL, v3, as defined and found on www.gnu.org,
30
;               http://www.gnu.org/licenses/gpl.html
31
;
32
;
33
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
34
;
35
start:
36
        LDI     $2,R2
37 36 dgisselq
        LOD     peripheral_memory_address(PC),R0
38
        LOD     $enable_all_interrupts_const(PC),R1
39 2 dgisselq
        STO     R1,(R0)
40 36 dgisselq
        LDI     infloop(PC),R0
41 2 dgisselq
infloop:
42
        MOV     R0,PC
43 36 dgisselq
        HALT                    ; We should never get here.
44
peripheral_memory_address
45
        WORD    0xc0000000
46
enable_all_interrupts_const
47
        WORD    0x8001ffff
48 2 dgisselq
 
49
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.