OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [Makefile] - Blame information for rev 193

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
################################################################################
2
#
3
# Filename:     Makefile
4
#
5
# Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
6
#
7
# Purpose:      This makefile builds a verilator simulation of the zipsystem.
8
#               It does not make the system within Vivado or Quartus.
9
#
10
#
11
# Creator:      Dan Gisselquist, Ph.D.
12 69 dgisselq
#               Gisselquist Technology, LLC
13 2 dgisselq
#
14
################################################################################
15
#
16 157 dgisselq
# Copyright (C) 2015-2016, Gisselquist Technology, LLC
17 2 dgisselq
#
18
# This program is free software (firmware): you can redistribute it and/or
19
# modify it under the terms of  the GNU General Public License as published
20
# by the Free Software Foundation, either version 3 of the License, or (at
21
# your option) any later version.
22
#
23
# This program is distributed in the hope that it will be useful, but WITHOUT
24
# ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
# for more details.
27
#
28
# License:      GPL, v3, as defined and found on www.gnu.org,
29
#               http://www.gnu.org/licenses/gpl.html
30
#
31
#
32
################################################################################
33
#
34
.PHONY: all
35 193 dgisselq
all: zipsystem zipbones cpudefs.h div zipmmu cpuops
36 2 dgisselq
 
37
CORED:= core
38
PRPHD:= peripherals
39
AUXD := aux
40 56 dgisselq
VSRC := zipsystem.v cpudefs.v                                   \
41 36 dgisselq
                $(PRPHD)/wbdmac.v $(PRPHD)/icontrol.v           \
42 2 dgisselq
                $(PRPHD)/zipcounter.v $(PRPHD)/zipjiffies.v     \
43 193 dgisselq
                $(PRPHD)/ziptimer.v                             \
44 69 dgisselq
        $(CORED)/zipcpu.v $(CORED)/cpuops.v $(CORED)/idecode.v  \
45 2 dgisselq
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
46 69 dgisselq
                $(CORED)/pfcache.v                              \
47 38 dgisselq
                $(CORED)/memops.v $(CORED)/pipemem.v            \
48 157 dgisselq
                $(CORED)/div.v                                  \
49 38 dgisselq
        $(AUXD)/busdelay.v                                      \
50 69 dgisselq
                $(AUXD)/wbdblpriarb.v $(AUXD)/wbpriarbiter.v    \
51
        $(CORED)/idecode.v $(CORED)/cpuops.v
52 56 dgisselq
VZIP := zipbones.v cpudefs.v                                    \
53 69 dgisselq
        $(CORED)/zipcpu.v $(CORED)/cpuops.v $(CORED)/idecode.v  \
54 38 dgisselq
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
55 69 dgisselq
                $(CORED)/pfcache.v                              \
56 38 dgisselq
                $(CORED)/memops.v $(CORED)/pipemem.v            \
57 157 dgisselq
                $(CORED)/div.v                                  \
58 69 dgisselq
        $(AUXD)/busdelay.v $(AUXD)/wbdblpriarb.v                \
59
        $(CORED)/idecode.v $(CORED)/cpuops.v
60 2 dgisselq
 
61
VOBJ := obj_dir
62
 
63
$(VOBJ)/Vzipsystem.cpp: $(VSRC)
64 18 dgisselq
        verilator -cc -y $(CORED) -y $(PRPHD) -y $(AUXD) zipsystem.v
65 56 dgisselq
$(VOBJ)/Vzipsystem.h: $(VOBJ)/Vzipsystem.cpp
66 2 dgisselq
 
67 38 dgisselq
$(VOBJ)/Vzipbones.cpp: $(VZIP)
68
        verilator -cc -y $(CORED) -y $(PRPHD) -y $(AUXD) zipbones.v
69 56 dgisselq
$(VOBJ)/Vzipbones.h: $(VOBJ)/Vzipbones.cpp
70 38 dgisselq
 
71 69 dgisselq
$(VOBJ)/Vdiv.cpp: $(CORED)/div.v
72 193 dgisselq
        verilator -cc -y $(CORED) $(CORED)/div.v
73 69 dgisselq
$(VOBJ)/Vdiv.h: $(VOBJ)/Vdiv.cpp
74
 
75 193 dgisselq
$(VOBJ)/Vcpuops.cpp: $(CORED)/cpuops.v cpudefs.v
76
        verilator -cc -y $(CORED) $(CORED)/cpuops.v
77
$(VOBJ)/Vcpuops.h: $(VOBJ)/Vcpuops.cpp
78
 
79
$(VOBJ)/Vzipmmu.cpp: $(PRPHD)/zipmmu.v
80
        verilator -cc  -y $(PRPHD) $(PRPHD)/zipmmu.v
81
$(VOBJ)/Vzipmmu.h: $(VOBJ)/Vzipmmu.cpp
82
 
83 2 dgisselq
$(VOBJ)/Vzipsystem__ALL.a: $(VOBJ)/Vzipsystem.cpp $(VOBJ)/Vzipsystem.h
84 69 dgisselq
        cd $(VOBJ); make --no-print-directory -f Vzipsystem.mk
85 2 dgisselq
 
86 38 dgisselq
$(VOBJ)/Vzipbones__ALL.a: $(VOBJ)/Vzipbones.cpp $(VOBJ)/Vzipbones.h
87 69 dgisselq
        cd $(VOBJ); make --no-print-directory -f Vzipbones.mk
88 38 dgisselq
 
89 69 dgisselq
$(VOBJ)/Vdiv__ALL.a: $(VOBJ)/Vdiv.cpp $(VOBJ)/Vdiv.h
90
        cd $(VOBJ); make --no-print-directory -f Vdiv.mk
91
 
92 193 dgisselq
$(VOBJ)/Vcpuops__ALL.a: $(VOBJ)/Vcpuops.cpp $(VOBJ)/Vcpuops.h
93
        cd $(VOBJ); make --no-print-directory -f Vcpuops.mk
94
 
95
$(VOBJ)/Vzipmmu__ALL.a: $(VOBJ)/Vzipmmu.cpp $(VOBJ)/Vzipmmu.h
96
        cd $(VOBJ); make --no-print-directory -f Vzipmmu.mk
97
 
98
# $(VOBJ)/V%__ALL.a: $(VOBJ)/V%.cpp $(VOBJ)/V%.h
99
#       cd $(VOBJ); make --no-print-directory -f V%.mk
100
 
101 56 dgisselq
cpudefs.h: cpudefs.v
102 69 dgisselq
        @echo "Building cpudefs.h"
103
        @echo "// " > $@
104
        @echo "// Do not edit this file, it is automatically generated!" >> $@
105 105 dgisselq
        @echo "// To generate this file, \"make cpudefs.h\" in the rtl directory." >> $@
106 69 dgisselq
        @echo "// " >> $@
107
        @grep "^\`" $^ | sed -e '{ s/^`/#/ }' >> $@
108 38 dgisselq
 
109 2 dgisselq
.PHONY: zipsystem
110 193 dgisselq
zipsystem: $(VOBJ)/Vzipsystem__ALL.a cpudefs.h
111 2 dgisselq
 
112 38 dgisselq
.PHONY: zipbones
113 193 dgisselq
zipbones: $(VOBJ)/Vzipbones__ALL.a cpudefs.h
114 38 dgisselq
 
115 69 dgisselq
.PHONY: div
116
div: $(VOBJ)/Vdiv__ALL.a
117
 
118 193 dgisselq
.PHONY: cpuops
119
cpuops: $(VOBJ)/Vcpuops__ALL.a cpudefs.h
120
 
121
.PHONY: zipmmu
122
zipmmu: $(VOBJ)/Vzipmmu__ALL.a
123
 
124 2 dgisselq
.PHONY: clean
125
clean:
126 38 dgisselq
        rm -rf $(VOBJ) cpudefs.h

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.