OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [Makefile] - Blame information for rev 56

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
################################################################################
2
#
3
# Filename:     Makefile
4
#
5
# Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
6
#
7
# Purpose:      This makefile builds a verilator simulation of the zipsystem.
8
#               It does not make the system within Vivado or Quartus.
9
#
10
#
11
# Creator:      Dan Gisselquist, Ph.D.
12
#               Gisselquist Tecnology, LLC
13
#
14
################################################################################
15
#
16
# Copyright (C) 2015, Gisselquist Technology, LLC
17
#
18
# This program is free software (firmware): you can redistribute it and/or
19
# modify it under the terms of  the GNU General Public License as published
20
# by the Free Software Foundation, either version 3 of the License, or (at
21
# your option) any later version.
22
#
23
# This program is distributed in the hope that it will be useful, but WITHOUT
24
# ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
# for more details.
27
#
28
# License:      GPL, v3, as defined and found on www.gnu.org,
29
#               http://www.gnu.org/licenses/gpl.html
30
#
31
#
32
################################################################################
33
#
34
.PHONY: all
35 38 dgisselq
all: zipsystem zipbones cpudefs.h
36 2 dgisselq
 
37
CORED:= core
38
PRPHD:= peripherals
39
AUXD := aux
40 56 dgisselq
VSRC := zipsystem.v cpudefs.v                                   \
41 36 dgisselq
                $(PRPHD)/wbdmac.v $(PRPHD)/icontrol.v           \
42 2 dgisselq
                $(PRPHD)/zipcounter.v $(PRPHD)/zipjiffies.v     \
43
                $(PRPHD)/ziptimer.v $(PRPHD)/ziptrap.v          \
44
        $(CORED)/zipcpu.v $(CORED)/cpuops.v                     \
45
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
46 38 dgisselq
                $(CORED)/memops.v $(CORED)/pipemem.v            \
47
        $(AUXD)/busdelay.v                                      \
48 36 dgisselq
                $(AUXD)/wbdblpriarb.v $(AUXD)/wbpriarbiter.v
49 56 dgisselq
VZIP := zipbones.v cpudefs.v                                    \
50 38 dgisselq
        $(CORED)/zipcpu.v $(CORED)/cpuops.v                     \
51
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
52
                $(CORED)/memops.v $(CORED)/pipemem.v            \
53
        $(AUXD)/busdelay.v $(AUXD)/wbdblpriarb.v
54 2 dgisselq
 
55
VOBJ := obj_dir
56
 
57
$(VOBJ)/Vzipsystem.cpp: $(VSRC)
58 18 dgisselq
        verilator -cc -y $(CORED) -y $(PRPHD) -y $(AUXD) zipsystem.v
59 56 dgisselq
$(VOBJ)/Vzipsystem.h: $(VOBJ)/Vzipsystem.cpp
60 2 dgisselq
 
61 38 dgisselq
$(VOBJ)/Vzipbones.cpp: $(VZIP)
62
        verilator -cc -y $(CORED) -y $(PRPHD) -y $(AUXD) zipbones.v
63 56 dgisselq
$(VOBJ)/Vzipbones.h: $(VOBJ)/Vzipbones.cpp
64 38 dgisselq
 
65 2 dgisselq
$(VOBJ)/Vzipsystem__ALL.a: $(VOBJ)/Vzipsystem.cpp $(VOBJ)/Vzipsystem.h
66
        cd $(VOBJ); make -f Vzipsystem.mk
67
 
68 38 dgisselq
$(VOBJ)/Vzipbones__ALL.a: $(VOBJ)/Vzipbones.cpp $(VOBJ)/Vzipbones.h
69
        cd $(VOBJ); make -f Vzipbones.mk
70
 
71 56 dgisselq
cpudefs.h: cpudefs.v
72
        echo "// " > $@
73
        echo "// Do not edit this file, it is automatically generated!" >> $@
74
        echo "// " >> $@
75
        grep "^\`" $^ | sed -e '{ s/^`/#/ }' >> $@
76 38 dgisselq
 
77 2 dgisselq
.PHONY: zipsystem
78
zipsystem: $(VOBJ)/Vzipsystem__ALL.a
79
 
80 38 dgisselq
.PHONY: zipbones
81
zipbones: $(VOBJ)/Vzipbones__ALL.a
82
 
83 2 dgisselq
.PHONY: clean
84
clean:
85 38 dgisselq
        rm -rf $(VOBJ) cpudefs.h

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.