OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [sim/] [cpp/] [README.md] - Blame information for rev 209

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 209 dgisselq
## The C++ Simulator
2
 
3
This simulator was written as part of the last instruction set change.
4
 
5
It is now pretty much abandonware.
6
 
7
One problem with this simulation is that it was very difficult to integrate
8
peripherals and interrupts into it--more difficult than it is to integrate
9
these things into a Verilog design tested with Verilator.  As a result,
10
there's not much useful here.

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.