OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [sw/] [zipdbg/] [regdefs.h] - Blame information for rev 191

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 191 dgisselq
////////////////////////////////////////////////////////////////////////////////
2 19 dgisselq
//
3
// Filename:    regdefs.h
4
//
5
// Project:     Zip CPU -- a small, lightweight, RISC CPU soft core
6
//
7
// Purpose:     This is a generic file that will need to be modified from one
8
//              board implementation of the ZIP CPU to another.  Specifically,
9 191 dgisselq
//      this file defines where items are on a WISHBONE bus.  In this case, the
10
//      Zip CPU debug addresses are found at 0x060 and 0x61--but they need not
11
//      be at those addresses in your application.  The Zip Debugger needs to
12
//      know these addresses in order to know what addresses to peek and poke
13
//      to control and access the Zip CPU.
14 19 dgisselq
//
15
//
16 191 dgisselq
// Creator:     Dan Gisselquist, Ph.D.
17 69 dgisselq
//              Gisselquist Technology, LLC
18 19 dgisselq
//
19 191 dgisselq
////////////////////////////////////////////////////////////////////////////////
20 19 dgisselq
//
21 191 dgisselq
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
22 19 dgisselq
//
23
// This program is free software (firmware): you can redistribute it and/or
24
// modify it under the terms of  the GNU General Public License as published
25
// by the Free Software Foundation, either version 3 of the License, or (at
26
// your option) any later version.
27
//
28
// This program is distributed in the hope that it will be useful, but WITHOUT
29
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
30
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
31
// for more details.
32
//
33
// License:     GPL, v3, as defined and found on www.gnu.org,
34
//              http://www.gnu.org/licenses/gpl.html
35
//
36
//
37 191 dgisselq
////////////////////////////////////////////////////////////////////////////////
38 19 dgisselq
//
39
//
40
#ifndef REGDEFS_H
41
#define REGDEFS_H
42
 
43
// Zip CPU Control and Debug registers
44
#define R_ZIPCTRL       0x00000060
45
#define R_ZIPDATA       0x00000061
46
 
47
#define CPU_GO          0x0000
48
#define CPU_RESET       0x0040
49
#define CPU_INT         0x0080
50
#define CPU_STEP        0x0100
51
#define CPU_STALL       0x0200
52
#define CPU_HALT        0x0400
53
#define CPU_CLRCACHE    0x0800
54
#define CPU_sR0         (0x0000|CPU_HALT)
55
#define CPU_sSP         (0x000d|CPU_HALT)
56
#define CPU_sCC         (0x000e|CPU_HALT)
57
#define CPU_sPC         (0x000f|CPU_HALT)
58
#define CPU_uR0         (0x0010|CPU_HALT)
59
#define CPU_uSP         (0x001d|CPU_HALT)
60
#define CPU_uCC         (0x001e|CPU_HALT)
61
#define CPU_uPC         (0x001f|CPU_HALT)
62
 
63
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.