OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 141 to Rev 140
    Reverse comparison

Rev 141 → Rev 140

/trunk/rtl/verilog/eth_registers.v
41,9 → 41,6
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.17 2002/08/16 22:23:03 mohor
// Syntax error fixed.
//
// Revision 1.16 2002/08/16 22:14:22 mohor
// Synchronous reset added to all registers. Defines used for width. r_MiiMRst
// changed from bit position 10 to 9.
288,7 → 285,7
.Write (MODER_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MODEROut[31:`ETH_MODER_WIDTH] = 0;
 
300,9 → 297,9
.Write (INT_MASK_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign INT_MASKOut[31:`ETH_INT_MASK_WIDTH] = 0;
assign INT_MASKOut[31:ETH_INT_MASK_WIDTH] = 0;
 
// IPGT Register
eth_register #(`ETH_IPGT_WIDTH, `ETH_IPGT_DEF) IPGT
312,7 → 309,7
.Write (IPGT_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign IPGTOut[31:`ETH_IPGT_WIDTH] = 0;
 
324,7 → 321,7
.Write (IPGR1_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign IPGR1Out[31:`ETH_IPGR1_WIDTH] = 0;
 
336,7 → 333,7
.Write (IPGR2_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign IPGR2Out[31:`ETH_IPGR2_WIDTH] = 0;
 
348,7 → 345,7
.Write (PACKETLEN_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
 
// COLLCONF Register
359,7 → 356,7
.Write (COLLCONF_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign COLLCONFOut[15:6] = 0;
 
370,7 → 367,7
.Write (COLLCONF_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign COLLCONFOut[31:20] = 0;
 
382,7 → 379,7
.Write (TX_BD_NUM_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign TX_BD_NUMOut[31:`ETH_TX_BD_NUM_WIDTH] = 0;
 
394,7 → 391,7
.Write (CTRLMODER_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign CTRLMODEROut[31:`ETH_CTRLMODER_WIDTH] = 0;
 
406,7 → 403,7
.Write (MIIMODER_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MIIMODEROut[31:`ETH_MIIMODER_WIDTH] = 0;
 
418,7 → 415,7
.Write (MIICOMMAND_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
 
eth_register #(1, 0) MIICOMMAND1
450,7 → 447,7
.Write (MIIADDRESS_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MIIADDRESSOut[7:5] = 0;
 
461,7 → 458,7
.Write (MIIADDRESS_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MIIADDRESSOut[31:13] = 0;
 
473,7 → 470,7
.Write (MIITX_DATA_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MIITX_DATAOut[31:`ETH_MIITX_DATA_WIDTH] = 0;
 
485,7 → 482,7
.Write (MIIRX_DATA_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MIIRX_DATAOut[31:`ETH_MIIRX_DATA_WIDTH] = 0;
 
497,7 → 494,7
.Write (MAC_ADDR0_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
 
// MAC_ADDR1 Register
508,7 → 505,7
.Write (MAC_ADDR1_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
assign MAC_ADDR1Out[31:`ETH_MAC_ADDR1_WIDTH] = 0;
 
520,7 → 517,7
.Write (HASH0_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
 
// RXHASH1 Register
531,7 → 528,7
.Write (HASH1_Wr),
.Clk (Clk),
.Reset (Reset),
.SyncReset (1'b0)
.SyncReset (0)
);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.