OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 309 to Rev 308
    Reverse comparison

Rev 309 → Rev 308

/trunk/sim/rtl_sim/ncsim_sim/bin/sim_file_list.lst
6,4 → 6,5
../../../../bench/verilog/wb_slave_behavioral.v
../../../../bench/verilog/wb_master32.v
../../../../bench/verilog/wb_master_behavioral.v
../../../../../../lib/vs_rams/018/vs_hdsp_256x32/vs_hdsp_256x32.v
 
/trunk/sim/rtl_sim/ncsim_sim/bin/xilinx_file_list.lst
1,4 → 1,4
../../../../../../lib/xilinx/lib/glbl/glbl.v
../../../../../../lib/xilinx/lib/unisims/RAMB4_S16_S16.v
../../../../../../lib/xilinx/lib/unisims/RAMB4_S8.v
../../../../../../lib/xilinx/lib/unisims/RAMB4_S16.v
../../../../../../lib/xilinx/lib/unisims/RAM16X1D.v
/trunk/sim/rtl_sim/ncsim_sim/bin/artisan_file_list.lst
1,3 → 1,8
../../../../../../lib/artisan/art_hssp_256x32/art_hssp_256x32_bw.v
../../../../../../lib/artisan/art_hssp_256x32/art_hssp_256x32_bw_bist.v
-cdslib ../bin/cds.lib
-hdlvar ../bin/hdl.var
-logfile ../log/ncvlog_artisan.log
-update
-messages
../../../../../../lib/artisan/art_hsdp_256x40.v
../../../../../../lib/artisan/art_hddp_8192x64.v
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.