OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /
    from Rev 334 to Rev 333
    ↔ Reverse comparison
  •

Rev 334 → Rev 333

/trunk/bench/verilog/tb_ethernet.v
42,9 → 42,6
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.33 2005/02/21 13:02:13 igorm
// Tests for delayed CRC and defer indication added.
//
// Revision 1.32 2004/03/26 15:59:21 tadejm
// Latest Ethernet IP core testbench.
//
515,22 → 512,18
test_mac_full_duplex_flow_control(0, 5); // 0 - 5
test_mac_half_duplex_flow(0, 1);
 
$display("");
$display("===========================================================================");
$display("PHY generates 'real delayed' Carrier sense and Collision signals for following tests");
$display("===========================================================================");
test_note("PHY generates 'real delayed' Carrier sense and Collision signals for following tests");
eth_phy.carrier_sense_real_delay(1);
test_mac_full_duplex_transmit(0, 21); // 0 - 21
test_mac_full_duplex_receive(0, 13); // 0 - 13
test_mac_full_duplex_flow_control(0, 5); // 0 - 5
test_mac_half_duplex_flow(0, 1);
 
// Tests not working, yet.
// test_mac_half_duplex_flow(0, 0); // 2, 3, 4, 5 These tests need to be fixed !!!
 
$display("");
$display("===========================================================================");
$display("PHY generates 'real delayed' Carrier sense and Collision signals for following tests");
$display("===========================================================================");
test_note("PHY generates 'real delayed' Carrier sense and Collision signals for following tests");
eth_phy.carrier_sense_real_delay(1);
test_mac_full_duplex_transmit(0, 23); // 0 - 23
test_mac_full_duplex_receive(0, 15); // 0 - 15
test_mac_full_duplex_flow_control(0, 5); // 0 - 5
test_mac_half_duplex_flow(0, 1);
// Finish test's logs
test_summary;
$display("\n\n END of SIMULATION");
2217,7 → 2210,7
check_mii_busy; // wait for bus to become idle
// try normal write or read after read was finished
#Tp phy_data = {8'h7D, (i[7:0] + 1'b1)};
#Tp phy_data = {8'h7D, (i[7:0] + 1)};
#Tp cnt = 0;
if (i3 == 0) // write after read
begin
2353,7 → 2346,7
phy_addr = 5'h1; // correct PHY address
cnt = 0;
// write request
phy_data = {8'h75, (i[7:0] + 1'b1)};
phy_data = {8'h75, (i[7:0] + 1)};
#Tp mii_write_req(phy_addr, reg_addr, phy_data);
fork
begin
2400,7 → 2393,7
#Tp cnt = 0;
if (i3 == 0) // write after write
begin
phy_data = {8'h7A, (i[7:0] + 1'b1)};
phy_data = {8'h7A, (i[7:0] + 1)};
// write request
#Tp mii_write_req(phy_addr, reg_addr, phy_data);
// wait for serial bus to become active
3865,7 → 3858,7
check_mii_busy; // wait for bus to become idle
// try normal write or read after scan was finished
phy_data = {8'h7D, (i[7:0] + 1'b1)};
phy_data = {8'h7D, (i[7:0] + 1)};
cnt = 0;
if (i3 == 0) // write after scan
begin
4130,7 → 4123,7
check_mii_busy; // wait for bus to become idle
// try normal write or read after scan was finished
phy_data = {8'h7D, (i[7:0] + 1'b1)};
phy_data = {8'h7D, (i[7:0] + 1)};
cnt = 0;
if (i3 == 0) // write after scan
begin
19600,7 → 19593,6
end
else
begin
#200;
if(!MTxEn) // Pause frame was not received because RxFlow is turned off.
begin
`TIME; $display("*E Transmission should be started because pause frame was not received (RxFlow=0).");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.