OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /minsoc/trunk/sim
    from Rev 75 to Rev 85
    Reverse comparison

Rev 75 → Rev 85

bin/minsoc_verilog_files.txt Property changes : Deleted: svn:executable ## -1 +0,0 ## -* \ No newline at end of property Index: run/generate_bench =================================================================== --- run/generate_bench (revision 75) +++ run/generate_bench (revision 85) @@ -1,2 +1,2 @@ #!/bin/sh -iverilog -c ../bin/minsoc_verilog_files.txt -o minsoc_bench +iverilog -c ../../prj/sim/minsoc.src -o minsoc_bench Index: modelsim/compile_design.bat =================================================================== --- modelsim/compile_design.bat (revision 75) +++ modelsim/compile_design.bat (revision 85) @@ -1,4 +1,4 @@ @echo off -vlog -incr -work minsoc -f ../bin/minsoc_verilog_files.txt +vlog -incr -work minsoc -f ../../prj/sim/minsoc.src echo Finished... -set /p exit=Press ENTER to close this window... \ No newline at end of file +set /p exit=Press ENTER to close this window... Index: modelsim/compile_design.sh =================================================================== --- modelsim/compile_design.sh (revision 75) +++ modelsim/compile_design.sh (revision 85) @@ -1,3 +1,3 @@ #!/bin/bash -vlog -incr -work minsoc -f ../bin/minsoc_verilog_files.txt \ No newline at end of file +vlog -incr -work minsoc -f ../../prj/sim/minsoc.src

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.