URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Subversion Repositories minsoc
Compare Revisions
- This comparison shows the changes necessary to convert path
/minsoc/branches/rc-1.0/rtl/verilog/minsoc_startup
- from Rev 12 to Rev 109
- ↔ Reverse comparison
Rev 12 → Rev 109
/spi_top.v
0,0 → 1,224
////////////////////////////////////////////////////////////////////// |
//// //// |
//// spi_top.v //// |
//// //// |
//// This file is part of the SPI IP core project //// |
//// http://www.opencores.org/projects/spi/ //// |
//// //// |
//// Author(s): //// |
//// - Simon Srot (simons@opencores.org) //// |
//// //// |
//// All additional information is avaliable in the Readme.txt //// |
//// file. //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2002 Authors //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
`include "spi_defines.v" |
`include "timescale.v" |
|
module spi_flash_top |
( |
// Wishbone signals |
wb_clk_i, wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_sel_i, |
wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, |
// SPI signals |
ss_pad_o, sclk_pad_o, mosi_pad_o, miso_pad_i |
); |
|
parameter divider_len = 2; |
parameter divider = 0; |
|
parameter Tp = 1; |
|
// Wishbone signals |
input wb_clk_i; // master clock input |
input wb_rst_i; // synchronous active high reset |
input [4:2] wb_adr_i; // lower address bits |
input [31:0] wb_dat_i; // databus input |
output [31:0] wb_dat_o; // databus output |
input [3:0] wb_sel_i; // byte select inputs |
input wb_we_i; // write enable input |
input wb_stb_i; // stobe/core select signal |
input wb_cyc_i; // valid bus cycle input |
output wb_ack_o; // bus cycle acknowledge output |
|
// SPI signals |
output [`SPI_SS_NB-1:0] ss_pad_o; // slave select |
output sclk_pad_o; // serial clock |
output mosi_pad_o; // master out slave in |
input miso_pad_i; // master in slave out |
|
reg [31:0] wb_dat_o; |
reg wb_ack_o; |
|
// Internal signals |
// reg [`SPI_DIVIDER_LEN-1:0] divider; // Divider register |
wire [`SPI_CTRL_BIT_NB-1:0] ctrl; // Control and status register |
reg [`SPI_SS_NB-1:0] ss; // Slave select register |
wire [`SPI_MAX_CHAR-1:0] rx; // Rx register |
|
wire [5:0] char_len; |
reg char_len_ctrl; // char len |
reg go; // go |
|
wire spi_ctrl_sel; // ctrl register select |
wire spi_tx_sel; // tx_l register select |
wire spi_ss_sel; // ss register select |
wire tip; // transfer in progress |
wire pos_edge; // recognize posedge of sclk |
wire neg_edge; // recognize negedge of sclk |
wire last_bit; // marks last character bit |
|
wire rx_negedge; // miso is sampled on negative edge |
wire tx_negedge; // mosi is driven on negative edge |
wire lsb; // lsb first on line |
wire ass; // automatic slave select |
|
// Address decoder |
assign spi_ctrl_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_CTRL); |
assign spi_tx_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_TX_0); |
assign spi_ss_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_SS); |
|
// Read from registers |
// Wb data out |
always @(posedge wb_clk_i or posedge wb_rst_i) |
begin |
if (wb_rst_i) |
wb_dat_o <= #Tp 32'b0; |
else |
case (wb_adr_i[`SPI_OFS_BITS]) |
`SPI_RX_0: wb_dat_o <= rx; |
`SPI_CTRL: wb_dat_o <= {18'd0, ctrl}; |
`SPI_DEVIDE: wb_dat_o <= divider; |
`SPI_SS: wb_dat_o <= {{32-`SPI_SS_NB{1'b0}}, ss}; |
default: wb_dat_o <= rx; |
endcase |
end |
|
// Wb acknowledge |
always @(posedge wb_clk_i or posedge wb_rst_i) |
begin |
if (wb_rst_i) |
wb_ack_o <= #Tp 1'b0; |
else |
wb_ack_o <= #Tp wb_cyc_i & wb_stb_i & ~wb_ack_o; |
end |
|
// Ctrl register |
always @(posedge wb_clk_i or posedge wb_rst_i) |
begin |
if (wb_rst_i) |
{go,char_len_ctrl} <= #Tp 2'b01; |
else if(spi_ctrl_sel && wb_we_i && !tip) |
begin |
if (wb_sel_i[0]) |
char_len_ctrl <= #Tp wb_dat_i[5]; |
if (wb_sel_i[1]) |
go <= #Tp wb_dat_i[8]; |
end |
else if(tip && last_bit && pos_edge) |
go <= #Tp 1'b0; |
end |
|
assign char_len = char_len_ctrl ? 6'd32 : 6'd8; |
`ifdef SPI_CTRL_ASS |
assign ass = 1'b1; |
`else |
assign ass = 1'b0; |
`endif |
`ifdef SPI_CTRL_LSB |
assign lsb = 1'b1; |
`else |
assign lsb = 1'b0; |
`endif |
`ifdef SPI_CTRL_RX_NEGEDGE |
assign rx_negedge = 1'b1; |
`else |
assign rx_negedge = 1'b0; |
`endif |
`ifdef SPI_CTRL_TX_NEGEDGE |
assign tx_negedge = 1'b1; |
`else |
assign tx_negedge = 1'b0; |
`endif |
|
assign ctrl = {ass,1'b0,lsb,tx_negedge,rx_negedge,go,1'b0,1'b0,char_len}; |
|
// Slave select register |
always @(posedge wb_clk_i or posedge wb_rst_i) |
if (wb_rst_i) |
ss <= #Tp {`SPI_SS_NB{1'b0}}; |
else if(spi_ss_sel && wb_we_i && !tip) |
if (wb_sel_i[0]) |
ss <= #Tp wb_dat_i[`SPI_SS_NB-1:0]; |
|
assign ss_pad_o = ~((ss & {`SPI_SS_NB{tip & ass}}) | (ss & {`SPI_SS_NB{!ass}})); |
|
spi_flash_clgen |
# |
( |
.divider_len(divider_len), |
.divider(divider) |
) |
clgen |
( |
.clk_in(wb_clk_i), |
.rst(wb_rst_i), |
.go(go), |
.enable(tip), |
.last_clk(last_bit), |
.clk_out(sclk_pad_o), |
.pos_edge(pos_edge), |
.neg_edge(neg_edge) |
); |
|
spi_flash_shift shift |
( |
.clk(wb_clk_i), |
.rst(wb_rst_i), |
.len(char_len[`SPI_CHAR_LEN_BITS-1:0]), |
.latch(spi_tx_sel & wb_we_i), |
.byte_sel(wb_sel_i), |
.go(go), |
.pos_edge(pos_edge), |
.neg_edge(neg_edge), |
.lsb(lsb), |
.rx_negedge(rx_negedge), |
.tx_negedge(tx_negedge), |
.tip(tip), |
.last(last_bit), |
.p_in(wb_dat_i), |
.p_out(rx), |
.s_clk(sclk_pad_o), |
.s_in(miso_pad_i), |
.s_out(mosi_pad_o) |
); |
|
endmodule |
|
spi_top.v
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: spi_clgen.v
===================================================================
--- spi_clgen.v (nonexistent)
+++ spi_clgen.v (revision 109)
@@ -0,0 +1,110 @@
+//////////////////////////////////////////////////////////////////////
+//// ////
+//// spi_clgen.v ////
+//// ////
+//// This file is part of the SPI IP core project ////
+//// http://www.opencores.org/projects/spi/ ////
+//// ////
+//// Author(s): ////
+//// - Simon Srot (simons@opencores.org) ////
+//// ////
+//// All additional information is avaliable in the Readme.txt ////
+//// file. ////
+//// ////
+//////////////////////////////////////////////////////////////////////
+//// ////
+//// Copyright (C) 2002 Authors ////
+//// ////
+//// This source file may be used and distributed without ////
+//// restriction provided that this copyright statement is not ////
+//// removed from the file and that any derivative work contains ////
+//// the original copyright notice and the associated disclaimer. ////
+//// ////
+//// This source file is free software; you can redistribute it ////
+//// and/or modify it under the terms of the GNU Lesser General ////
+//// Public License as published by the Free Software Foundation; ////
+//// either version 2.1 of the License, or (at your option) any ////
+//// later version. ////
+//// ////
+//// This source is distributed in the hope that it will be ////
+//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
+//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
+//// PURPOSE. See the GNU Lesser General Public License for more ////
+//// details. ////
+//// ////
+//// You should have received a copy of the GNU Lesser General ////
+//// Public License along with this source; if not, download it ////
+//// from http://www.opencores.org/lgpl.shtml ////
+//// ////
+//////////////////////////////////////////////////////////////////////
+
+`include "spi_defines.v"
+`include "timescale.v"
+
+module spi_flash_clgen (clk_in, rst, go, enable, last_clk, clk_out, pos_edge, neg_edge);
+
+ parameter divider_len = 2;
+ parameter divider = 1;
+
+ parameter Tp = 1;
+
+ input clk_in; // input clock (system clock)
+ input rst; // reset
+ input enable; // clock enable
+ input go; // start transfer
+ input last_clk; // last clock
+ //input [spi_divider_len-1:0] divider; // clock divider (output clock is divided by this value)
+ output clk_out; // output clock
+ output pos_edge; // pulse marking positive edge of clk_out
+ output neg_edge; // pulse marking negative edge of clk_out
+
+ reg clk_out;
+ reg pos_edge;
+ reg neg_edge;
+
+ reg [divider_len-1:0] cnt; // clock counter
+ wire cnt_zero; // conter is equal to zero
+ wire cnt_one; // conter is equal to one
+
+
+ assign cnt_zero = cnt == {divider_len{1'b0}};
+ assign cnt_one = cnt == {{divider_len-1{1'b0}}, 1'b1};
+
+ // Counter counts half period
+ always @(posedge clk_in or posedge rst)
+ begin
+ if(rst)
+ cnt <= #Tp {divider_len{1'b1}};
+ else
+ begin
+ if(!enable || cnt_zero)
+ cnt <= #Tp divider;
+ else
+ cnt <= #Tp cnt - {{divider_len-1{1'b0}}, 1'b1};
+ end
+ end
+
+ // clk_out is asserted every other half period
+ always @(posedge clk_in or posedge rst)
+ begin
+ if(rst)
+ clk_out <= #Tp 1'b0;
+ else
+ clk_out <= #Tp (enable && cnt_zero && (!last_clk || clk_out)) ? ~clk_out : clk_out;
+ end
+
+ // Pos and neg edge signals
+ always @(posedge clk_in or posedge rst)
+ begin
+ if(rst)
+ begin
+ pos_edge <= #Tp 1'b0;
+ neg_edge <= #Tp 1'b0;
+ end
+ else
+ begin
+ pos_edge <= #Tp (enable && !clk_out && cnt_one) || (!(|divider) && clk_out) || (!(|divider) && go && !enable);
+ neg_edge <= #Tp (enable && clk_out && cnt_one) || (!(|divider) && !clk_out && enable);
+ end
+ end
+endmodule
spi_clgen.v
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: spi_shift.v
===================================================================
--- spi_shift.v (nonexistent)
+++ spi_shift.v (revision 109)
@@ -0,0 +1,149 @@
+//////////////////////////////////////////////////////////////////////
+//// ////
+//// spi_shift.v ////
+//// ////
+//// This file is part of the SPI IP core project ////
+//// http://www.opencores.org/projects/spi/ ////
+//// ////
+//// Author(s): ////
+//// - Simon Srot (simons@opencores.org) ////
+//// ////
+//// All additional information is avaliable in the Readme.txt ////
+//// file. ////
+//// ////
+//////////////////////////////////////////////////////////////////////
+//// ////
+//// Copyright (C) 2002 Authors ////
+//// ////
+//// This source file may be used and distributed without ////
+//// restriction provided that this copyright statement is not ////
+//// removed from the file and that any derivative work contains ////
+//// the original copyright notice and the associated disclaimer. ////
+//// ////
+//// This source file is free software; you can redistribute it ////
+//// and/or modify it under the terms of the GNU Lesser General ////
+//// Public License as published by the Free Software Foundation; ////
+//// either version 2.1 of the License, or (at your option) any ////
+//// later version. ////
+//// ////
+//// This source is distributed in the hope that it will be ////
+//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
+//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
+//// PURPOSE. See the GNU Lesser General Public License for more ////
+//// details. ////
+//// ////
+//// You should have received a copy of the GNU Lesser General ////
+//// Public License along with this source; if not, download it ////
+//// from http://www.opencores.org/lgpl.shtml ////
+//// ////
+//////////////////////////////////////////////////////////////////////
+
+`include "spi_defines.v"
+`include "timescale.v"
+
+module spi_flash_shift
+ (
+ clk, rst, latch, byte_sel, len, go,
+ pos_edge, neg_edge,
+ lsb, rx_negedge, tx_negedge,
+ tip, last,
+ p_in, p_out, s_clk, s_in, s_out);
+
+ parameter Tp = 1;
+
+ input clk; // system clock
+ input rst; // reset
+ input latch; // latch signal for storing the data in shift register
+ input [3:0] byte_sel; // byte select signals for storing the data in shift register
+ input [`SPI_CHAR_LEN_BITS-1:0] len; // data len in bits (minus one)
+ input lsb; // lbs first on the line
+ input tx_negedge;
+ input rx_negedge;
+ input go; // start stansfer
+ input pos_edge; // recognize posedge of sclk
+ input neg_edge; // recognize negedge of sclk
+ output tip; // transfer in progress
+ output last; // last bit
+ input [31:0] p_in; // parallel in
+ output [`SPI_MAX_CHAR-1:0] p_out; // parallel out
+ input s_clk; // serial clock
+ input s_in; // serial in
+ output s_out; // serial out
+
+ reg s_out;
+ reg tip;
+
+ reg [`SPI_CHAR_LEN_BITS:0] cnt; // data bit count
+ reg [`SPI_MAX_CHAR-1:0] data; // shift register
+ wire [`SPI_CHAR_LEN_BITS:0] tx_bit_pos; // next bit position
+ wire [`SPI_CHAR_LEN_BITS:0] rx_bit_pos; // next bit position
+ wire rx_clk; // rx clock enable
+ wire tx_clk; // tx clock enable
+
+
+ assign p_out = data;
+
+ assign tx_bit_pos = lsb ? {!(|len), len} - cnt : cnt - {{`SPI_CHAR_LEN_BITS{1'b0}},1'b1};
+ assign rx_bit_pos = lsb ? {!(|len), len} - (rx_negedge ? cnt + {{`SPI_CHAR_LEN_BITS{1'b0}},1'b1} : cnt) : (rx_negedge ? cnt : cnt - {{`SPI_CHAR_LEN_BITS{1'b0}},1'b1});
+
+ assign last = !(|cnt);
+
+ assign rx_clk = (rx_negedge ? neg_edge : pos_edge) && (!last || s_clk);
+
+ assign tx_clk = (tx_negedge ? neg_edge : pos_edge) && !last;
+
+ // Character bit counter
+ always @(posedge clk or posedge rst)
+ begin
+ if(rst)
+ cnt <= #Tp {`SPI_CHAR_LEN_BITS+1{1'b0}};
+ else
+ begin
+ if(tip)
+ cnt <= #Tp pos_edge ? (cnt - {{`SPI_CHAR_LEN_BITS{1'b0}}, 1'b1}) : cnt;
+ else
+ cnt <= #Tp !(|len) ? {1'b1, {`SPI_CHAR_LEN_BITS{1'b0}}} : {1'b0, len};
+ end
+ end
+
+ // Transfer in progress
+ always @(posedge clk or posedge rst)
+ begin
+ if(rst)
+ tip <= #Tp 1'b0;
+ else if(go && ~tip)
+ tip <= #Tp 1'b1;
+ else if(tip && last && pos_edge)
+ tip <= #Tp 1'b0;
+ end
+
+ // Sending bits to the line
+ always @(posedge clk or posedge rst)
+ begin
+ if (rst)
+ s_out <= #Tp 1'b0;
+ else
+ s_out <= #Tp (tx_clk || !tip) ? data[tx_bit_pos[`SPI_CHAR_LEN_BITS-1:0]] : s_out;
+ end
+
+ // Receiving bits from the line
+ always @(posedge clk or posedge rst)
+ if (rst)
+ data <= #Tp `SPI_CHAR_RST;
+ else
+ if (latch & !tip)
+ begin
+ if (byte_sel[0])
+ data[7:0] <= #Tp p_in[7:0];
+ if (byte_sel[1])
+ data[15:8] <= #Tp p_in[15:8];
+ if (byte_sel[2])
+ data[23:16] <= #Tp p_in[23:16];
+ if (byte_sel[3])
+ data[31:24] <= #Tp p_in[31:24];
+ end
+ else
+ data[rx_bit_pos[`SPI_CHAR_LEN_BITS-1:0]] <= #Tp rx_clk ? s_in : data[rx_bit_pos[`SPI_CHAR_LEN_BITS-1:0]];
+
+endmodule
+
spi_shift.v
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: spi_defines.v
===================================================================
--- spi_defines.v (nonexistent)
+++ spi_defines.v (revision 109)
@@ -0,0 +1,139 @@
+//////////////////////////////////////////////////////////////////////
+//// ////
+//// spi_define.v ////
+//// ////
+//// This file is part of the SPI IP core project ////
+//// http://www.opencores.org/projects/spi/ ////
+//// ////
+//// Author(s): ////
+//// - Simon Srot (simons@opencores.org) ////
+//// ////
+//// All additional information is avaliable in the Readme.txt ////
+//// file. ////
+//// ////
+//////////////////////////////////////////////////////////////////////
+//// ////
+//// Copyright (C) 2002 Authors ////
+//// ////
+//// This source file may be used and distributed without ////
+//// restriction provided that this copyright statement is not ////
+//// removed from the file and that any derivative work contains ////
+//// the original copyright notice and the associated disclaimer. ////
+//// ////
+//// This source file is free software; you can redistribute it ////
+//// and/or modify it under the terms of the GNU Lesser General ////
+//// Public License as published by the Free Software Foundation; ////
+//// either version 2.1 of the License, or (at your option) any ////
+//// later version. ////
+//// ////
+//// This source is distributed in the hope that it will be ////
+//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
+//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
+//// PURPOSE. See the GNU Lesser General Public License for more ////
+//// details. ////
+//// ////
+//// You should have received a copy of the GNU Lesser General ////
+//// Public License along with this source; if not, download it ////
+//// from http://www.opencores.org/lgpl.shtml ////
+//// ////
+//////////////////////////////////////////////////////////////////////
+
+//
+// Number of bits used for devider register. If used in system with
+// low frequency of system clock this can be reduced.
+// Use SPI_DIVIDER_LEN for fine tuning theexact number.
+//
+`define SPI_DIVIDER_LEN_8
+//`define SPI_DIVIDER_LEN_16
+//`define SPI_DIVIDER_LEN_24
+//`define SPI_DIVIDER_LEN_32
+
+`ifdef SPI_DIVIDER_LEN_8
+ `define SPI_DIVIDER_LEN 4 // Can be set from 1 to 8
+`endif
+`ifdef SPI_DIVIDER_LEN_16
+ `define SPI_DIVIDER_LEN 16 // Can be set from 9 to 16
+`endif
+`ifdef SPI_DIVIDER_LEN_24
+ `define SPI_DIVIDER_LEN 24 // Can be set from 17 to 24
+`endif
+`ifdef SPI_DIVIDER_LEN_32
+ `define SPI_DIVIDER_LEN 32 // Can be set from 25 to 32
+`endif
+
+//
+// Maximum nuber of bits that can be send/received at once.
+// Use SPI_MAX_CHAR for fine tuning the exact number, when using
+// SPI_MAX_CHAR_32, SPI_MAX_CHAR_24, SPI_MAX_CHAR_16, SPI_MAX_CHAR_8.
+//
+//`define SPI_MAX_CHAR_128
+//`define SPI_MAX_CHAR_64
+`define SPI_MAX_CHAR_32
+//`define SPI_MAX_CHAR_24
+//`define SPI_MAX_CHAR_16
+//`define SPI_MAX_CHAR_8
+
+`ifdef SPI_MAX_CHAR_128
+ `define SPI_MAX_CHAR 128 // Can only be set to 128
+ `define SPI_CHAR_LEN_BITS 7
+`endif
+`ifdef SPI_MAX_CHAR_64
+ `define SPI_MAX_CHAR 64 // Can only be set to 64
+ `define SPI_CHAR_LEN_BITS 6
+`endif
+`ifdef SPI_MAX_CHAR_32
+ `define SPI_MAX_CHAR 32 // Can be set from 25 to 32
+ `define SPI_CHAR_LEN_BITS 6
+ `define SPI_CHAR_RST 32'h03000000
+`endif
+`ifdef SPI_MAX_CHAR_24
+ `define SPI_MAX_CHAR 24 // Can be set from 17 to 24
+ `define SPI_CHAR_LEN_BITS 5
+`endif
+`ifdef SPI_MAX_CHAR_16
+ `define SPI_MAX_CHAR 16 // Can be set from 9 to 16
+ `define SPI_CHAR_LEN_BITS 4
+`endif
+`ifdef SPI_MAX_CHAR_8
+ `define SPI_MAX_CHAR 8 // Can be set from 1 to 8
+ `define SPI_CHAR_LEN_BITS 3
+`endif
+
+//
+// Number of device select signals. Use SPI_SS_NB for fine tuning the
+// exact number.
+//
+`define SPI_SS_NB 2 // Can be set from 1 to 2
+
+//
+// Bits of WISHBONE address used for partial decoding of SPI registers.
+//
+`define SPI_OFS_BITS 4:2
+
+//
+// Register offset
+//
+`define SPI_RX_0 0
+`define SPI_RX_1 1
+`define SPI_RX_2 2
+`define SPI_RX_3 3
+`define SPI_TX_0 0
+`define SPI_TX_1 1
+`define SPI_TX_2 2
+`define SPI_TX_3 3
+`define SPI_CTRL 4
+`define SPI_DEVIDE 5
+`define SPI_SS 6
+
+//
+// Number of bits in ctrl register
+//
+`define SPI_CTRL_BIT_NB 14
+`define SPI_CTRL_BIT_RST 14'h420
+//
+// Control register bits
+//
+//`define SPI_CTRL_LSB
+`define SPI_CTRL_TX_NEGEDGE
+//`define SPI_CTRL_RX_NEGEDGE
+
spi_defines.v
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: OR1K_startup_generic.v
===================================================================
--- OR1K_startup_generic.v (nonexistent)
+++ OR1K_startup_generic.v (revision 109)
@@ -0,0 +1,60 @@
+
+`include "minsoc_defines.v"
+
+module OR1K_startup
+ (
+ input [6:2] wb_adr_i,
+ input wb_stb_i,
+ input wb_cyc_i,
+ output reg [31:0] wb_dat_o,
+ output reg wb_ack_o,
+ input wb_clk,
+ input wb_rst
+ );
+
+ always @ (posedge wb_clk or posedge wb_rst)
+ if (wb_rst)
+ wb_dat_o <= 32'h15000000;
+ else
+ case (wb_adr_i)
+ 0 : wb_dat_o <= 32'h18000000;
+ 1 : wb_dat_o <= 32'hA8200000;
+ 2 : wb_dat_o <= { 16'h1880 , `APP_ADDR_SPI , 8'h00 };
+ 3 : wb_dat_o <= 32'hA8A00520;
+ 4 : wb_dat_o <= 32'hA8600001;
+ 5 : wb_dat_o <= 32'h04000014;
+ 6 : wb_dat_o <= 32'hD4041818;
+ 7 : wb_dat_o <= 32'h04000012;
+ 8 : wb_dat_o <= 32'hD4040000;
+ 9 : wb_dat_o <= 32'hE0431804;
+ 10 : wb_dat_o <= 32'h0400000F;
+ 11 : wb_dat_o <= 32'h9C210008;
+ 12 : wb_dat_o <= 32'h0400000D;
+ 13 : wb_dat_o <= 32'hE1031804;
+ 14 : wb_dat_o <= 32'hE4080000;
+ 15 : wb_dat_o <= 32'h0FFFFFFB;
+ 16 : wb_dat_o <= 32'hD4081800;
+ 17 : wb_dat_o <= 32'h04000008;
+ 18 : wb_dat_o <= 32'h9C210004;
+ 19 : wb_dat_o <= 32'hD4011800;
+ 20 : wb_dat_o <= 32'hE4011000;
+ 21 : wb_dat_o <= 32'h0FFFFFFC;
+ 22 : wb_dat_o <= 32'hA8C00100;
+ 23 : wb_dat_o <= 32'h44003000;
+ 24 : wb_dat_o <= 32'hD4040018;
+ 25 : wb_dat_o <= 32'hD4042810;
+ 26 : wb_dat_o <= 32'h84640010;
+ 27 : wb_dat_o <= 32'hBC030520;
+ 28 : wb_dat_o <= 32'h13FFFFFE;
+ 29 : wb_dat_o <= 32'h15000000;
+ 30 : wb_dat_o <= 32'h44004800;
+ 31 : wb_dat_o <= 32'h84640000;
+ endcase
+
+ always @ (posedge wb_clk or posedge wb_rst)
+ if (wb_rst)
+ wb_ack_o <= 1'b0;
+ else
+ wb_ack_o <= wb_stb_i & wb_cyc_i & !wb_ack_o;
+
+endmodule // OR1K_startup
OR1K_startup_generic.v
Property changes :
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property