OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk
    from Rev 260 to Rev 259
    Reverse comparison

Rev 260 → Rev 259

/or1200/rtl/verilog/or1200_fpu.v
282,6 → 282,8
// Instantiate FPU modules
//
`ifdef OR1200_FPU_ARITH_FPU100
 
// FPU 100 VHDL core from OpenCores.org: http://opencores.org/project,fpu100
// Used only for add,sub,mul,div
or1200_fpu_arith fpu_arith
304,6 → 306,8
.snan_o(snan)
);
 
`endif // `ifdef OR1200_FPU_ARITH_FPU100
// Logic for detection of signaling NaN on input
// signaling NaN: exponent is 8hff, [22] is zero, rest of fract is non-zero
// quiet NaN: exponent is 8hff, [22] is 1

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.