OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /qaz_libs/trunk/scripts
    from Rev 34 to Rev 36
    Reverse comparison

Rev 34 → Rev 36

/sim_procs.do
33,12 → 33,12
global env
 
echo "INFO: compiling $target rtl"
 
foreach filename [glob -nocomplain -directory ${lib}/sim/libs/${target}_verilog/ *.f] {
echo "INFO: compiling $filename"
vlog -f $filename
}
 
foreach filename [glob -nocomplain -directory ${lib}/sim/libs/${target}_VHDL/ *.f] {
echo "INFO: compiling $filename"
vcom -explicit -f $filename
53,12 → 53,12
global env
 
echo "INFO: compiling $target rtl"
 
foreach filename [glob -nocomplain -directory ../../libs/${target}_verilog/ *.f] {
echo "INFO: compiling $filename"
vlog -f $filename
}
 
foreach filename [glob -nocomplain -directory ../../libs/${target}_VHDL/ *.f] {
echo "INFO: compiling $filename"
vcom -explicit -f $filename
70,6 → 70,11
#
proc sim_run_sim { } {
 
if { [file exists ./pre_sim.do] } {
echo "INFO: found ./pre_sim.do"
do ./pre_sim.do
}
 
if {[file exists ./sim.do]} {
do ./sim.do
} elseif {[file exists ../../libs/sim.do]} {
79,10 → 84,15
} elseif {[file exists ../../libs/xilinx_sim.f]} {
vsim -novopt -f ../../libs/xilinx_sim.f -l transcript.txt work.tb_top work.glbl
}
 
if { [file exists ./wave.do] } {
do ./wave.do
}
 
if { [file exists ./post_sim.do] } {
echo "INFO: found ./post_sim.do"
do ./post_sim.do
}
}
 
 
118,7 → 128,12
echo "INFO: found ./wip.do"
do ./wip.do
}
 
if { [file exists ./pre_sim.do] } {
echo "INFO: found ./pre_sim.do"
do ./pre_sim.do
}
 
if { [string equal nodesign [runStatus]] } {
sim_run_sim
} else {
126,6 → 141,12
}
 
run -all
echo "INFO: run -all done."
 
if { [file exists ./post_sim.do] } {
echo "INFO: found ./post_sim.do"
do ./post_sim.do
}
}
 
 
135,7 → 156,7
 
if {[file exists $lib/_info]} {
echo "INFO: Simulation library $lib already exists"
 
if { $rebuild != 0 } {
echo "INFO: Rebuilding library. Deleting ./$lib and recompiling all"
quit -sim
143,7 → 164,7
vlib $lib
vmap $lib $lib
}
 
} else {
vlib $lib
vmap $lib $lib

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.