URL
https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk
Subversion Repositories qaz_libs
Compare Revisions
- This comparison shows the changes necessary to convert path
/qaz_libs/trunk
- from Rev 26 to Rev 27
- ↔ Reverse comparison
Rev 26 → Rev 27
/FIFOs/sim/libs/async_fifo_verilog/tiny_async_fifo.f
0,0 → 1,8
# |
|
|
${ROOT_DIR}/qaz_libs/FIFOs/src/tiny_async_fifo.sv |
${ROOT_DIR}/qaz_libs/FIFOs/src/fifo_read_if.sv |
${ROOT_DIR}/qaz_libs/FIFOs/src/fifo_write_if.sv |
|
|
/FIFOs/sim/src/tb_tiny_async_fifo.sv
0,0 → 1,122
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module tb_top(); |
|
// -------------------------------------------------------------------- |
// test bench clock & reset |
wire clk_200mhz; |
wire tb_clk = clk_200mhz; |
wire tb_rst; |
wire aclk = tb_clk; |
wire aresetn = ~tb_rst; |
|
tb_base #(.PERIOD(5_000)) tb(clk_200mhz, tb_rst); |
|
// wire clk_100mhz; |
// tb_clk #(.PERIOD(10_000)) tb_100mhz_clk(clk_100mhz); |
|
|
// -------------------------------------------------------------------- |
// |
localparam W = 8; |
|
fifo_write_if #(.W(W)) source(clk_200mhz, tb_rst); |
fifo_read_if #(.W(W)) sink(clk_200mhz, tb_rst); |
|
|
// -------------------------------------------------------------------- |
// |
tiny_async_fifo |
dut(.*); |
|
|
// -------------------------------------------------------------------- |
// sim models |
// | | | | | | | | | | | | | | | | | |
// \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/ |
// ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' |
|
// -------------------------------------------------------------------- |
// |
// import fifo_bfm_pkg::*; |
|
// fifo_bfm_class bfm = new(source, sink); |
|
// initial |
// bfm.init("", BOTH); |
|
|
// -------------------------------------------------------------------- |
// |
import fifo_agent_pkg::*; |
|
fifo_agent_class bfm = new(source, sink); |
|
initial |
begin |
bfm.init(); |
bfm.start_q(); |
end |
|
|
|
// ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' |
// /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\ |
// | | | | | | | | | | | | | | | | | |
// sim models |
// -------------------------------------------------------------------- |
|
|
// -------------------------------------------------------------------- |
// debug wires |
|
|
// -------------------------------------------------------------------- |
// test |
the_test test( tb_clk, tb_rst ); |
|
initial |
begin |
|
test.run_the_test(); |
|
$display("^^^---------------------------------"); |
$display("^^^ %16.t | Testbench done.", $time); |
$display("^^^---------------------------------"); |
|
$display("^^^---------------------------------"); |
|
$stop(); |
|
end |
|
endmodule |
|
|
|
/FIFOs/sim/tests/tiny_async_fifo/init_test.do
0,0 → 1,33
# ------------------------------------ |
# |
# ------------------------------------ |
|
global env |
|
set env(ROOT_DIR) ../../../../.. |
set env(PROJECT_DIR) ../../.. |
set env(SIM_TARGET) fpga |
|
# load sim procedures |
do $env(ROOT_DIR)/qaz_libs/scripts/sim_procs.do |
|
radix -hexadecimal |
|
make_lib work 1 |
|
sim_compile_all async_fifo |
sim_compile_all sim |
|
# simulation $root |
vlog $env(PROJECT_DIR)/sim/src/tb_tiny_async_fifo.sv |
|
# compile test last |
vlog ./the_test.sv |
|
# vopt work.glbl tb_top -L secureip -L simprims_ver -L unisims_ver -f opt_tb_top.f -o opt_tb_top |
|
# run the sim |
sim_run_test |
|
|
|
/FIFOs/sim/tests/tiny_async_fifo/sim.do
0,0 → 1,21
# |
# |
|
|
quit -sim |
|
# vsim opt_tb_top |
|
vsim -novopt work.tb_top |
# vsim -novopt -L secureip -L simprims_ver -L unisims_ver work.glbl work.tb_top |
|
# vsim -voptargs="+acc=rn+/tb_top/dut" -L secureip -L simprims_ver -L unisims_ver work.glbl work.tb_top |
# vsim -pli "C:/Xilinx/Vivado/2015.4/lib/win64.o/libxil_vsim.dll" -novopt -L secureip -L simprims_ver -L unisims_ver work.glbl work.tb_top |
|
|
# # log all signals |
# log -r * |
|
# run -all |
|
|
/FIFOs/sim/tests/tiny_async_fifo/the_test.sv
0,0 → 1,77
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
`timescale 1ps/1ps |
|
|
module |
the_test( |
input tb_clk, |
input tb_rst |
); |
|
// -------------------------------------------------------------------- |
// |
int data; |
|
|
// -------------------------------------------------------------------- |
// |
task run_the_test; |
|
// -------------------------------------------------------------------- |
// insert test below |
// -------------------------------------------------------------------- |
$display("^^^---------------------------------"); |
$display("^^^ %16.t | Testbench begun.\n", $time); |
$display("^^^---------------------------------"); |
// -------------------------------------------------------------------- |
|
tb_top.tb.timeout_stop(1000ms); |
|
|
// -------------------------------------------------------------------- |
wait(~tb_rst); |
|
|
// -------------------------------------------------------------------- |
|
repeat(20) @(posedge tb_clk); |
|
repeat(100) tb_top.bfm.queue_random(); |
repeat(500) @(posedge tb_clk); |
|
|
// -------------------------------------------------------------------- |
// insert test above |
// -------------------------------------------------------------------- |
|
endtask |
|
|
endmodule |
|
/FIFOs/sim/tests/tiny_async_fifo/wip.do
0,0 → 1,13
# |
|
|
vlog -f ../../libs/async_fifo_verilog/tiny_async_fifo.f |
# vlog -f ../../libs/sim_verilog/fifo_bfm.f |
|
# simulation $root |
vlog ../../src/tb_tiny_async_fifo.sv |
|
# compile test last |
vlog ./the_test.sv |
|
|
/FIFOs/src/CummingsSNUG2002SJ_FIFO1/fifo1.v
2,35 → 2,52
// |
|
|
module fifo1 #(parameter DSIZE = 8, |
parameter ASIZE = 4) |
(output [DSIZE-1:0] rdata, |
output wfull, |
output rempty, |
input [DSIZE-1:0] wdata, |
input winc, wclk, wrst_n, |
input rinc, rclk, rrst_n); |
wire [ASIZE-1:0] waddr, raddr; |
wire [ASIZE:0] wptr, rptr, wq2_rptr, rq2_wptr; |
sync_r2w sync_r2w (.wq2_rptr(wq2_rptr), .rptr(rptr), |
.wclk(wclk), .wrst_n(wrst_n)); |
sync_w2r sync_w2r (.rq2_wptr(rq2_wptr), .wptr(wptr), |
.rclk(rclk), .rrst_n(rrst_n)); |
fifomem #(DSIZE, ASIZE) fifomem |
(.rdata(rdata), .wdata(wdata), |
.waddr(waddr), .raddr(raddr), |
.wclken(winc), .wfull(wfull), |
.wclk(wclk)); |
rptr_empty #(ASIZE) rptr_empty |
(.rempty(rempty), |
.raddr(raddr), |
.rptr(rptr), .rq2_wptr(rq2_wptr), |
.rinc(rinc), .rclk(rclk), |
.rrst_n(rrst_n)); |
wptr_full #(ASIZE) wptr_full |
(.wfull(wfull), .waddr(waddr), |
.wptr(wptr), .wq2_rptr(wq2_rptr), |
.winc(winc), .wclk(wclk), |
.wrst_n(wrst_n)); |
module |
fifo1 |
#( |
parameter DSIZE = 8, |
parameter ASIZE = 4 |
) |
( |
output [DSIZE-1:0] rdata, |
output wfull, |
output rempty, |
input [DSIZE-1:0] wdata, |
input winc, |
input wclk, |
input wrst_n, |
input rinc, |
input rclk, |
input rrst_n |
); |
|
wire [ASIZE-1:0] waddr, raddr; |
wire [ASIZE:0] wptr, rptr, wq2_rptr, rq2_wptr; |
|
sync_r2w sync_r2w (.wq2_rptr(wq2_rptr), .rptr(rptr), |
.wclk(wclk), .wrst_n(wrst_n)); |
|
sync_w2r sync_w2r (.rq2_wptr(rq2_wptr), .wptr(wptr), |
.rclk(rclk), .rrst_n(rrst_n)); |
|
fifomem #(DSIZE, ASIZE) fifomem |
(.rdata(rdata), .wdata(wdata), |
.waddr(waddr), .raddr(raddr), |
.wclken(winc), .wfull(wfull), |
.wclk(wclk)); |
|
rptr_empty #(ASIZE) rptr_empty |
(.rempty(rempty), |
.raddr(raddr), |
.rptr(rptr), .rq2_wptr(rq2_wptr), |
.rinc(rinc), .rclk(rclk), |
.rrst_n(rrst_n)); |
|
wptr_full #(ASIZE) wptr_full |
(.wfull(wfull), .waddr(waddr), |
.wptr(wptr), .wq2_rptr(wq2_rptr), |
.winc(winc), .wclk(wclk), |
.wrst_n(wrst_n)); |
|
endmodule |
|
/FIFOs/src/CummingsSNUG2002SJ_FIFO1/fifomem.v
2,25 → 2,46
// |
|
|
module fifomem #(parameter DATASIZE = 8, // Memory data word width |
parameter ADDRSIZE = 4) // Number of mem address bits |
(output [DATASIZE-1:0] rdata, |
input [DATASIZE-1:0] wdata, |
input [ADDRSIZE-1:0] waddr, raddr, |
input wclken, wfull, wclk); |
module |
fifomem |
#( |
parameter DATASIZE = 8, // Memory data word width |
parameter ADDRSIZE = 4 // Number of mem address bits |
) |
( |
output [DATASIZE-1:0] rdata, |
input [DATASIZE-1:0] wdata, |
input [ADDRSIZE-1:0] waddr, |
input [ADDRSIZE-1:0] raddr, |
input wclken, |
input wfull, |
input wclk |
); |
|
`ifdef VENDORRAM |
// instantiation of a vendor's dual-port RAM |
vendor_ram mem (.dout(rdata), .din(wdata), |
.waddr(waddr), .raddr(raddr), |
.wclken(wclken), |
.wclken_n(wfull), .clk(wclk)); |
// instantiation of a vendor's dual-port RAM |
vendor_ram |
mem |
( |
.dout(rdata), |
.din(wdata), |
.waddr(waddr), |
.raddr(raddr), |
.wclken(wclken), |
.wclken_n(wfull), |
.clk(wclk) |
); |
`else |
// RTL Verilog memory model |
localparam DEPTH = 1<<ADDRSIZE; |
reg [DATASIZE-1:0] mem [0:DEPTH-1]; |
assign rdata = mem[raddr]; |
always @(posedge wclk) |
if (wclken && !wfull) mem[waddr] <= wdata; |
// RTL Verilog memory model |
localparam DEPTH = 1<<ADDRSIZE; |
reg [DATASIZE-1:0] mem [0:DEPTH-1]; |
assign rdata = mem[raddr]; |
|
always @(posedge wclk) |
if(wclken && !wfull) |
mem[waddr] <= wdata; |
|
`endif |
|
endmodule |
|
/FIFOs/src/CummingsSNUG2002SJ_FIFO1/rptr_empty.v
2,30 → 2,48
// |
|
|
module rptr_empty #(parameter ADDRSIZE = 4) |
(output reg rempty, |
output [ADDRSIZE-1:0] raddr, |
output reg [ADDRSIZE :0] rptr, |
input [ADDRSIZE :0] rq2_wptr, |
input rinc, rclk, rrst_n); |
reg [ADDRSIZE:0] rbin; |
wire [ADDRSIZE:0] rgraynext, rbinnext; |
//------------------- |
// GRAYSTYLE2 pointer |
//------------------- |
always @(posedge rclk or negedge rrst_n) |
if (!rrst_n) {rbin, rptr} <= 0; |
else {rbin, rptr} <= {rbinnext, rgraynext}; |
// Memory read-address pointer (okay to use binary to address memory) |
assign raddr = rbin[ADDRSIZE-1:0]; |
assign rbinnext = rbin + (rinc & ~rempty); |
assign rgraynext = (rbinnext>>1) ^ rbinnext; |
//--------------------------------------------------------------- |
// FIFO empty when the next rptr == synchronized wptr or on reset |
//--------------------------------------------------------------- |
assign rempty_val = (rgraynext == rq2_wptr); |
always @(posedge rclk or negedge rrst_n) |
if (!rrst_n) rempty <= 1'b1; |
else rempty <= rempty_val; |
module |
rptr_empty |
#( |
parameter ADDRSIZE = 4 |
) |
( |
output reg rempty, |
output [ADDRSIZE-1:0] raddr, |
output reg [ADDRSIZE :0] rptr, |
input [ADDRSIZE :0] rq2_wptr, |
input rinc, |
input rclk, |
input rrst_n |
); |
|
reg [ADDRSIZE:0] rbin; |
wire [ADDRSIZE:0] rgraynext, rbinnext; |
|
//------------------- |
// GRAYSTYLE2 pointer |
//------------------- |
always @(posedge rclk or negedge rrst_n) |
if(!rrst_n) |
{rbin, rptr} <= 0; |
else |
{rbin, rptr} <= {rbinnext, rgraynext}; |
|
// Memory read-address pointer (okay to use binary to address memory) |
assign raddr = rbin[ADDRSIZE-1:0]; |
assign rbinnext = rbin + (rinc & ~rempty); |
assign rgraynext = (rbinnext>>1) ^ rbinnext; |
|
//--------------------------------------------------------------- |
// FIFO empty when the next rptr == synchronized wptr or on reset |
//--------------------------------------------------------------- |
assign rempty_val = (rgraynext == rq2_wptr); |
|
always @(posedge rclk or negedge rrst_n) |
if(!rrst_n) |
rempty <= 1'b1; |
else |
rempty <= rempty_val; |
|
endmodule |
|
/FIFOs/src/CummingsSNUG2002SJ_FIFO1/sync_r2w.v
2,13 → 2,25
// |
|
|
module sync_r2w #(parameter ADDRSIZE = 4) |
(output reg [ADDRSIZE:0] wq2_rptr, |
input [ADDRSIZE:0] rptr, |
input wclk, wrst_n); |
reg [ADDRSIZE:0] wq1_rptr; |
always @(posedge wclk or negedge wrst_n) |
if (!wrst_n) {wq2_rptr,wq1_rptr} <= 0; |
else {wq2_rptr,wq1_rptr} <= {wq1_rptr,rptr}; |
module |
sync_r2w |
#( |
parameter ADDRSIZE = 4 |
) |
( |
output reg [ADDRSIZE:0] wq2_rptr, |
input [ADDRSIZE:0] rptr, |
input wclk, |
input wrst_n |
); |
|
reg [ADDRSIZE:0] wq1_rptr; |
|
always @(posedge wclk or negedge wrst_n) |
if (!wrst_n) |
{wq2_rptr,wq1_rptr} <= 0; |
else |
{wq2_rptr,wq1_rptr} <= {wq1_rptr,rptr}; |
|
endmodule |
|
/FIFOs/src/CummingsSNUG2002SJ_FIFO1/sync_w2r.v
2,13 → 2,25
// |
|
|
module sync_w2r #(parameter ADDRSIZE = 4) |
(output reg [ADDRSIZE:0] rq2_wptr, |
input [ADDRSIZE:0] wptr, |
input rclk, rrst_n); |
reg [ADDRSIZE:0] rq1_wptr; |
always @(posedge rclk or negedge rrst_n) |
if (!rrst_n) {rq2_wptr,rq1_wptr} <= 0; |
else {rq2_wptr,rq1_wptr} <= {rq1_wptr,wptr}; |
module |
sync_w2r |
#( |
parameter ADDRSIZE = 4 |
) |
( |
output reg [ADDRSIZE:0] rq2_wptr, |
input [ADDRSIZE:0] wptr, |
input rclk, |
input rrst_n |
); |
|
reg [ADDRSIZE:0] rq1_wptr; |
|
always @(posedge rclk or negedge rrst_n) |
if(!rrst_n) |
{rq2_wptr,rq1_wptr} <= 0; |
else |
{rq2_wptr,rq1_wptr} <= {rq1_wptr,wptr}; |
|
endmodule |
|
/FIFOs/src/CummingsSNUG2002SJ_FIFO1/wptr_full.v
2,32 → 2,49
// |
|
|
module wptr_full #(parameter ADDRSIZE = 4) |
(output reg wfull, |
output [ADDRSIZE-1:0] waddr, |
output reg [ADDRSIZE :0] wptr, |
input [ADDRSIZE :0] wq2_rptr, |
input winc, wclk, wrst_n); |
reg [ADDRSIZE:0] wbin; |
wire [ADDRSIZE:0] wgraynext, wbinnext; |
// GRAYSTYLE2 pointer |
always @(posedge wclk or negedge wrst_n) |
if (!wrst_n) {wbin, wptr} <= 0; |
else {wbin, wptr} <= {wbinnext, wgraynext}; |
// Memory write-address pointer (okay to use binary to address memory) |
assign waddr = wbin[ADDRSIZE-1:0]; |
assign wbinnext = wbin + (winc & ~wfull); |
assign wgraynext = (wbinnext>>1) ^ wbinnext; |
//------------------------------------------------------------------ |
// Simplified version of the three necessary full-tests: |
// assign wfull_val=((wgnext[ADDRSIZE] !=wq2_rptr[ADDRSIZE] ) && |
// (wgnext[ADDRSIZE-1] !=wq2_rptr[ADDRSIZE-1]) && |
// (wgnext[ADDRSIZE-2:0]==wq2_rptr[ADDRSIZE-2:0])); |
//------------------------------------------------------------------ |
assign wfull_val = (wgraynext=={~wq2_rptr[ADDRSIZE:ADDRSIZE-1], |
wq2_rptr[ADDRSIZE-2:0]}); |
always @(posedge wclk or negedge wrst_n) |
if (!wrst_n) wfull <= 1'b0; |
else wfull <= wfull_val; |
module |
wptr_full |
#( |
parameter ADDRSIZE = 4 |
) |
( |
output reg wfull, |
output [ADDRSIZE-1:0] waddr, |
output reg [ADDRSIZE :0] wptr, |
input [ADDRSIZE :0] wq2_rptr, |
input winc, |
input wclk, |
input wrst_n |
); |
|
reg [ADDRSIZE:0] wbin; |
wire [ADDRSIZE:0] wgraynext, wbinnext; |
|
// GRAYSTYLE2 pointer |
always @(posedge wclk or negedge wrst_n) |
if(!wrst_n) |
{wbin, wptr} <= 0; |
else |
{wbin, wptr} <= {wbinnext, wgraynext}; |
|
// Memory write-address pointer (okay to use binary to address memory) |
assign waddr = wbin[ADDRSIZE-1:0]; |
assign wbinnext = wbin + (winc & ~wfull); |
assign wgraynext = (wbinnext>>1) ^ wbinnext; |
|
//------------------------------------------------------------------ |
// Simplified version of the three necessary full-tests: |
// assign wfull_val=((wgnext[ADDRSIZE] !=wq2_rptr[ADDRSIZE] ) && |
// (wgnext[ADDRSIZE-1] !=wq2_rptr[ADDRSIZE-1]) && |
// (wgnext[ADDRSIZE-2:0]==wq2_rptr[ADDRSIZE-2:0])); |
//------------------------------------------------------------------ |
assign wfull_val = (wgraynext == {~wq2_rptr[ADDRSIZE:ADDRSIZE-1], wq2_rptr[ADDRSIZE-2:0]}); |
|
always @(posedge wclk or negedge wrst_n) |
if(!wrst_n) |
wfull <= 1'b0; |
else |
wfull <= wfull_val; |
|
endmodule |
|
/FIFOs/src/tiny_async_fifo.sv
0,0 → 1,153
// -------------------------------------------------------------------- |
// |
|
|
module |
tiny_async_fifo |
( |
fifo_write_if.fifo source, |
fifo_read_if.fifo sink |
); |
|
// -------------------------------------------------------------------- |
// |
localparam W = source.W; |
wire writing = source.wr_en && ~source.full; |
wire reading = sink.rd_en && ~sink.empty; |
|
|
// -------------------------------------------------------------------- |
// |
function logic [1:0] |
grey_counter_2_bit |
( |
input logic [1:0] count |
); |
|
case(count) |
2'b00: grey_counter_2_bit = 2'b00; |
2'b01: grey_counter_2_bit = 2'b01; |
2'b10: grey_counter_2_bit = 2'b11; |
2'b11: grey_counter_2_bit = 2'b10; |
endcase |
|
endfunction |
|
// -------------------------------------------------------------------- |
// sync grey_wr_ptr to sink.clk domain |
reg [1:0] grey_wr_ptr; |
reg [1:0] grey_wr_ptr_r; |
reg [1:0] grey_wr_ptr_s; |
|
always_ff @(posedge sink.clk) |
if(sink.reset) |
{grey_wr_ptr_s, grey_wr_ptr_r} <= 0; |
else |
{grey_wr_ptr_s, grey_wr_ptr_r} <= {grey_wr_ptr_r, grey_wr_ptr}; |
|
|
// -------------------------------------------------------------------- |
// sync grey_rd_ptr to source.clk domain |
reg [1:0] grey_rd_ptr; |
reg [1:0] grey_rd_ptr_r; |
reg [1:0] grey_rd_ptr_s; |
|
always_ff @(posedge source.clk) |
if(sink.reset) |
{grey_rd_ptr_s, grey_rd_ptr_r} <= 0; |
else |
{grey_rd_ptr_s, grey_rd_ptr_r} <= {grey_rd_ptr_r, grey_rd_ptr}; |
|
|
// -------------------------------------------------------------------- |
// |
reg [1:0] bin_rd_ptr; |
wire [1:0] bin_rd_ptr_next = bin_rd_ptr + reading; |
|
always_ff @(posedge sink.clk) |
if(sink.reset) |
bin_rd_ptr <= 0; |
else |
bin_rd_ptr <= bin_rd_ptr_next; |
|
|
// -------------------------------------------------------------------- |
// |
wire [1:0] grey_rd_ptr_next = grey_counter_2_bit(bin_rd_ptr_next); |
|
always_ff @(posedge sink.clk) |
if(sink.reset) |
grey_rd_ptr <= 0; |
else |
grey_rd_ptr <= grey_rd_ptr_next; |
|
|
// -------------------------------------------------------------------- |
// |
reg asf_empty_r; |
|
always_ff @(posedge sink.clk) |
if(sink.reset) |
asf_empty_r <= 1; |
else |
asf_empty_r <= (grey_rd_ptr_next == grey_wr_ptr_s); |
|
|
// -------------------------------------------------------------------- |
// |
reg [1:0] bin_wr_ptr; |
wire [1:0] bin_wr_ptr_next = bin_wr_ptr + writing; |
|
always_ff @(posedge source.clk) |
if(source.reset) |
bin_wr_ptr <= 0; |
else |
bin_wr_ptr <= bin_wr_ptr_next; |
|
|
// -------------------------------------------------------------------- |
// |
wire [1:0] grey_wr_ptr_next = grey_counter_2_bit(bin_wr_ptr_next); |
|
always_ff @(posedge source.clk) |
if(source.reset) |
grey_wr_ptr <= 0; |
else |
grey_wr_ptr <= grey_wr_ptr_next; |
|
|
// -------------------------------------------------------------------- |
// |
reg asf_full_r; |
|
always_ff @(posedge source.clk) |
if(source.reset) |
asf_full_r <= 1; |
else |
asf_full_r <= (grey_wr_ptr_next == ~grey_rd_ptr_s); |
|
|
// -------------------------------------------------------------------- |
// |
reg [W-1:0] data_0_r; |
reg [W-1:0] data_1_r; |
wire [W-1:0] rd_data_mux = bin_rd_ptr[0] ? data_1_r : data_0_r; |
assign sink.rd_data = rd_data_mux; |
|
always_ff @(posedge source.clk) |
if (writing) |
if(bin_wr_ptr[0]) |
data_1_r <= source.wr_data; |
else |
data_0_r <= source.wr_data; |
|
|
// -------------------------------------------------------------------- |
// |
assign sink.empty = asf_empty_r; |
assign source.full = asf_full_r; |
|
|
endmodule |
|
|
/FIFOs/src/tiny_sync_fifo.sv
80,12 → 80,12
// |
reg [W - 1:0] data_0_r; |
reg [W - 1:0] data_1_r; |
wire [W - 1:0] wr_data_mux = rd_ptr_r ? data_1_r : data_0_r; |
wire [W - 1:0] wr_data_mux = rd_ptr_r[0] ? data_1_r : data_0_r; |
assign sink.rd_data = wr_data_mux; |
|
always_ff @(posedge source.clk) |
if (writing) |
if(wr_ptr_r) |
if(wr_ptr_r[0]) |
data_1_r <= source.wr_data; |
else |
data_0_r <= source.wr_data; |
93,8 → 93,8
|
// -------------------------------------------------------------------- |
// |
assign sink.empty = empty_r; |
assign source.full = full_r; |
assign sink.empty = empty_r; |
assign source.full = full_r; |
|
|
endmodule |
/FIFOs/src/zedboard_tiny_async_fifo/top.v
0,0 → 1,564
// -------------------------------------------------------------------- |
// |
// -------------------------------------------------------------------- |
|
|
module |
top |
( |
inout [14:0]DDR_Addr, |
inout [2:0]DDR_BankAddr, |
inout DDR_CAS_n, |
inout DDR_Clk, |
inout DDR_Clk_n, |
inout DDR_CKE, |
inout DDR_CS_n, |
inout [3:0]DDR_DM, |
inout [31:0]DDR_DQ, |
inout [3:0]DDR_DQS, |
inout [3:0]DDR_DQS_n, |
inout DDR_ODT, |
inout DDR_RAS_n, |
inout DDR_DRSTB, |
inout DDR_WEB, |
inout DDR_VRN, |
inout DDR_VRP, |
inout [53:0]MIO, |
inout PS_CLK, |
inout PS_PORB, |
inout PS_SRSTB, |
|
input AC_ADR0, // Audio Codec - Bank 13 |
output AC_ADR1, |
inout AC_GPIO0, |
inout AC_GPIO1, |
inout AC_GPIO2, |
inout AC_GPIO3, |
input AC_MCLK, |
input AC_SCK, |
inout AC_SDA, |
|
input GCLK, // Clock Source - Bank 13 |
|
inout JA1, // JA Pmod - Bank 13 |
inout JA10, |
inout JA2, |
inout JA3, |
inout JA4, |
inout JA7, |
inout JA8, |
inout JA9, |
|
inout JB1, // JB Pmod - Bank 13 |
inout JB10, |
inout JB2, |
inout JB3, |
inout JB4, |
inout JB7, |
inout JB8, |
inout JB9, |
|
inout JC1_N, // JC Pmod - Bank 13 |
inout JC1_P, |
inout JC2_N, |
inout JC2_P, |
inout JC3_N, |
inout JC3_P, |
inout JC4_N, |
inout JC4_P, |
|
inout JD1_N, // JA Pmod - Bank 13 |
inout JD1_P, |
inout JD2_N, |
inout JD2_P, |
inout JD3_N, |
inout JD3_P, |
inout JD4_N, |
inout JD4_P, |
|
output OLED_DC, // OLED Display - Bank 13 |
output OLED_RES, |
output OLED_SCLK, |
output OLED_SDIN, |
output OLED_VBAT, |
output OLED_VDD, |
|
output HD_CLK, // HDMI Output - Bank 33 |
output HD_D0, |
output HD_D1, |
output HD_D10, |
output HD_D11, |
output HD_D12, |
output HD_D13, |
output HD_D14, |
output HS_D15, |
output HD_D2, |
output HD_D3, |
output HD_D4, |
output HD_D5, |
output HD_D6, |
output HD_D7, |
output HD_D8, |
output HD_D9, |
output HD_DE, |
output HD_HSYNC, |
output HD_INT, |
output HD_SCL, |
inout HD_SDA, |
output HD_SPDIF, |
input HD_SPDIFO, |
output HD_VSYNC, |
|
output LD0, // User LEDs - Bank 33 |
output LD1, |
output LD2, |
output LD3, |
output LD4, |
output LD5, |
output LD6, |
output LD7, |
|
output VGA_B1, // VGA Output - Bank 33 |
output VGA_B2, |
output VGA_B3, |
output VGA_B4, |
output VGA_G1, |
output VGA_G2, |
output VGA_G3, |
output VGA_G4, |
output VGA_HS, |
output VGA_R1, |
output VGA_R2, |
output VGA_R3, |
output VGA_R4, |
output VGA_VS, |
|
input BTNC, // User Push Buttons - Bank 34 |
input BTND, |
input BTNL, |
input BTNR, |
input BTNU, |
|
input OTG_VBUSOC, // USB OTG Reset - Bank 34 |
|
// inout XADC_GIO0, // XADC GIO - Bank 34 |
// inout XADC_GIO1, |
// inout XADC_GIO2, |
// inout XADC_GIO3, |
|
inout PUDC_B, // Miscellaneous - Bank 34 |
|
output OTG_RESETN, // USB OTG Reset - Bank 35 |
|
input SW0, // User DIP Switches - Bank 35 |
input SW1, |
input SW2, |
input SW3, |
input SW4, |
input SW5, |
input SW6, |
input SW7, |
|
// input AD0N_R, // XADC AD Channels - Bank 35 |
// input AD0P_R, |
// input AD8N_N, |
// input AD8P_R, |
|
output FMC_SCL, // FMC Expansion Connector - Bank 13 |
inout FMC_SDA, |
|
inout FMC_PRSNT, // FMC Expansion Connector - Bank 33 |
|
input FMC_CLK0_N, // FMC Expansion Connector - Bank 34 |
input FMC_CLK0_P, |
input FMC_LA00_CC_N, |
input FMC_LA00_CC_P, |
input FMC_LA01_CC_N, |
input FMC_LA01_CC_P, |
inout FMC_LA02_N, |
inout FMC_LA02_P, |
inout FMC_LA03_N, |
inout FMC_LA03_P, |
inout FMC_LA04_N, |
inout FMC_LA04_P, |
inout FMC_LA05_N, |
inout FMC_LA05_P, |
inout FMC_LA06_N, |
inout FMC_LA06_P, |
inout FMC_LA07_N, |
inout FMC_LA07_P, |
inout FMC_LA08_N, |
inout FMC_LA08_P, |
inout FMC_LA09_N, |
inout FMC_LA09_P, |
inout FMC_LA10_N, |
inout FMC_LA10_P, |
inout FMC_LA11_N, |
inout FMC_LA11_P, |
inout FMC_LA12_N, |
inout FMC_LA12_P, |
inout FMC_LA13_N, |
inout FMC_LA13_P, |
inout FMC_LA14_N, |
inout FMC_LA14_P, |
inout FMC_LA15_N, |
inout FMC_LA15_P, |
inout FMC_LA16_N, |
inout FMC_LA16_P, |
|
input FMC_CLK1_N, // FMC Expansion Connector - Bank 35 |
input FMC_CLK1_P, |
input FMC_LA17_CC_N, |
input FMC_LA17_CC_P, |
input FMC_LA18_CC_N, |
input FMC_LA18_CC_P, |
inout FMC_LA19_N, |
inout FMC_LA19_P, |
inout FMC_LA20_N, |
inout FMC_LA20_P, |
inout FMC_LA21_N, |
inout FMC_LA21_P, |
inout FMC_LA22_N, |
inout FMC_LA22_P, |
inout FMC_LA23_N, |
inout FMC_LA23_P, |
inout FMC_LA24_N, |
inout FMC_LA24_P, |
inout FMC_LA25_N, |
inout FMC_LA25_P, |
inout FMC_LA26_N, |
inout FMC_LA26_P, |
inout FMC_LA27_N, |
inout FMC_LA27_P, |
inout FMC_LA28_N, |
inout FMC_LA28_P, |
inout FMC_LA29_N, |
inout FMC_LA29_P, |
inout FMC_LA30_N, |
inout FMC_LA30_P, |
inout FMC_LA31_N, |
inout FMC_LA31_P, |
inout FMC_LA32_N, |
inout FMC_LA32_P, |
inout FMC_LA33_N, |
inout FMC_LA33_P |
); |
|
// -------------------------------------------------------------------- |
// |
// (* KEEP = "TRUE" *) wire [31:0] M00_AXI_araddr; |
// (* KEEP = "TRUE" *) wire [2:0] M00_AXI_arprot; |
// (* KEEP = "TRUE" *) wire M00_AXI_arready; |
// (* KEEP = "TRUE" *) wire M00_AXI_arvalid; |
// (* KEEP = "TRUE" *) wire [31:0] M00_AXI_awaddr; |
// (* KEEP = "TRUE" *) wire [2:0] M00_AXI_awprot; |
// (* KEEP = "TRUE" *) wire M00_AXI_awready; |
// (* KEEP = "TRUE" *) wire M00_AXI_awvalid; |
// (* KEEP = "TRUE" *) wire M00_AXI_bready; |
// (* KEEP = "TRUE" *) wire [1:0] M00_AXI_bresp; |
// (* KEEP = "TRUE" *) wire M00_AXI_bvalid; |
// (* KEEP = "TRUE" *) wire [31:0] M00_AXI_rdata; |
// (* KEEP = "TRUE" *) wire M00_AXI_rready; |
// (* KEEP = "TRUE" *) wire [1:0] M00_AXI_rresp; |
// (* KEEP = "TRUE" *) wire M00_AXI_rvalid; |
// (* KEEP = "TRUE" *) wire [31:0] M00_AXI_wdata; |
// (* KEEP = "TRUE" *) wire M00_AXI_wready; |
// (* KEEP = "TRUE" *) wire [3:0] M00_AXI_wstrb; |
// (* KEEP = "TRUE" *) wire M00_AXI_wvalid; |
|
wire [31:0] M00_AXI_araddr; |
wire [2:0] M00_AXI_arprot; |
wire M00_AXI_arready; |
wire M00_AXI_arvalid; |
wire [31:0] M00_AXI_awaddr; |
wire [2:0] M00_AXI_awprot; |
wire M00_AXI_awready; |
wire M00_AXI_awvalid; |
wire M00_AXI_bready; |
wire [1:0] M00_AXI_bresp; |
wire M00_AXI_bvalid; |
wire [31:0] M00_AXI_rdata; |
wire M00_AXI_rready; |
wire [1:0] M00_AXI_rresp; |
wire M00_AXI_rvalid; |
wire [31:0] M00_AXI_wdata; |
wire M00_AXI_wready; |
wire [3:0] M00_AXI_wstrb; |
wire M00_AXI_wvalid; |
|
wire FCLK_CLK0; |
|
zync |
zync_i |
( |
.DDR_addr(DDR_Addr), |
.DDR_ba(DDR_BankAddr), |
.DDR_cas_n(DDR_CAS_n), |
.DDR_ck_n(DDR_Clk_n), |
.DDR_ck_p(DDR_Clk), |
.DDR_cke(DDR_CKE), |
.DDR_cs_n(DDR_CS_n), |
.DDR_dm(DDR_DM), |
.DDR_dq(DDR_DQ), |
.DDR_dqs_n(DDR_DQS_n), |
.DDR_dqs_p(DDR_DQS), |
.DDR_odt(DDR_ODT), |
.DDR_ras_n(DDR_RAS_n), |
.DDR_reset_n(DDR_DRSTB), |
.DDR_we_n(DDR_WEB), |
.FIXED_IO_ddr_vrn(DDR_VRN), |
.FIXED_IO_ddr_vrp(DDR_VRP), |
.FIXED_IO_mio(MIO), |
.FIXED_IO_ps_clk(PS_CLK), |
.FIXED_IO_ps_porb(PS_PORB), |
.FIXED_IO_ps_srstb(PS_SRSTB), |
.FCLK_CLK0(FCLK_CLK0), |
.M00_AXI_araddr(M00_AXI_araddr), |
.M00_AXI_arprot(M00_AXI_arprot), |
.M00_AXI_arready(M00_AXI_arready), |
.M00_AXI_arvalid(M00_AXI_arvalid), |
.M00_AXI_awaddr(M00_AXI_awaddr), |
.M00_AXI_awprot(M00_AXI_awprot), |
.M00_AXI_awready(M00_AXI_awready), |
.M00_AXI_awvalid(M00_AXI_awvalid), |
.M00_AXI_bready(M00_AXI_bready), |
.M00_AXI_bresp(M00_AXI_bresp), |
.M00_AXI_bvalid(M00_AXI_bvalid), |
.M00_AXI_rdata(M00_AXI_rdata), |
.M00_AXI_rready(M00_AXI_rready), |
.M00_AXI_rresp(M00_AXI_rresp), |
.M00_AXI_rvalid(M00_AXI_rvalid), |
.M00_AXI_wdata(M00_AXI_wdata), |
.M00_AXI_wready(M00_AXI_wready), |
.M00_AXI_wstrb(M00_AXI_wstrb), |
.M00_AXI_wvalid(M00_AXI_wvalid), |
.peripheral_aresetn(peripheral_aresetn) |
); |
|
|
// -------------------------------------------------------------------- |
// |
wire [31:0] slv_reg0; |
wire [31:0] slv_reg1; |
wire [31:0] slv_reg2; |
wire [31:0] slv_reg3; |
|
reg_file_v1_0_S00_AXI |
#( |
.C_S_AXI_DATA_WIDTH(32), |
.C_S_AXI_ADDR_WIDTH(4) |
) |
reg_file_v1_0_S00_AXI_inst |
( |
.S_AXI_ACLK(FCLK_CLK0), |
.S_AXI_ARESETN(peripheral_aresetn), |
.S_AXI_AWADDR(M00_AXI_awaddr[3:0]), |
.S_AXI_AWPROT(M00_AXI_awprot), |
.S_AXI_AWVALID(M00_AXI_awvalid), |
.S_AXI_AWREADY(M00_AXI_awready), |
.S_AXI_WDATA(M00_AXI_wdata), |
.S_AXI_WSTRB(M00_AXI_wstrb), |
.S_AXI_WVALID(M00_AXI_wvalid), |
.S_AXI_WREADY(M00_AXI_wready), |
.S_AXI_BRESP(M00_AXI_bresp), |
.S_AXI_BVALID(M00_AXI_bvalid), |
.S_AXI_BREADY(M00_AXI_bready), |
.S_AXI_ARADDR(M00_AXI_araddr[3:0]), |
.S_AXI_ARPROT(M00_AXI_arprot), |
.S_AXI_ARVALID(M00_AXI_arvalid), |
.S_AXI_ARREADY(M00_AXI_arready), |
.S_AXI_RDATA(M00_AXI_rdata), |
.S_AXI_RRESP(M00_AXI_rresp), |
.S_AXI_RVALID(M00_AXI_rvalid), |
.S_AXI_RREADY(M00_AXI_rready), |
|
.slv_reg0(slv_reg0), |
.slv_reg1(slv_reg1), |
.slv_reg2(slv_reg2), |
.slv_reg3(slv_reg3) |
|
); |
|
|
// -------------------------------------------------------------------- |
// outputs |
assign LD0 = slv_reg0[0]; |
assign LD1 = slv_reg0[1]; |
assign LD2 = slv_reg0[2]; |
assign LD3 = slv_reg0[3]; |
assign LD4 = slv_reg0[4]; |
assign LD5 = slv_reg0[5]; |
assign LD6 = slv_reg0[6]; |
assign LD7 = slv_reg0[7]; |
|
assign AC_ADR1 = 0; |
assign AC_GPIO0 = 'bz; |
assign AC_GPIO1 = 'bz; |
assign AC_GPIO2 = 'bz; |
assign AC_GPIO3 = 'bz; |
assign AC_SDA = 'bz; |
|
assign JA1 = 'bz; // JA Pmod - Bank 13 |
assign JA10 = 'bz; |
assign JA2 = 'bz; |
assign JA3 = 'bz; |
assign JA4 = 'bz; |
assign JA7 = 'bz; |
assign JA8 = 'bz; |
assign JA9 = 'bz; |
|
assign JB1 = 'bz; // JB Pmod - Bank 13 |
assign JB10 = 'bz; |
assign JB2 = 'bz; |
assign JB3 = 'bz; |
assign JB4 = 'bz; |
assign JB7 = 'bz; |
assign JB8 = 'bz; |
assign JB9 = 'bz; |
|
assign JC1_N = 'bz; // JC Pmod - Bank 13 |
assign JC1_P = 'bz; |
assign JC2_N = 'bz; |
assign JC2_P = 'bz; |
assign JC3_N = 'bz; |
assign JC3_P = 'bz; |
assign JC4_N = 'bz; |
assign JC4_P = 'bz; |
|
assign JD1_N = 'bz; // JA Pmod - Bank 13 |
assign JD1_P = 'bz; |
assign JD2_N = 'bz; |
assign JD2_P = 'bz; |
assign JD3_N = 'bz; |
assign JD3_P = 'bz; |
assign JD4_N = 'bz; |
assign JD4_P = 'bz; |
|
assign OLED_DC = 0; // OLED Display - Bank 13 |
assign OLED_RES = 0; |
assign OLED_SCLK = 0; |
assign OLED_SDIN = 0; |
assign OLED_VBAT = 0; |
assign OLED_VDD = 0; |
|
assign HD_CLK = 0; // HDMI assign - = 0;Bank 33 |
assign HD_D0 = 0; |
assign HD_D1 = 0; |
assign HD_D10 = 0; |
assign HD_D11 = 0; |
assign HD_D12 = 0; |
assign HD_D13 = 0; |
assign HD_D14 = 0; |
assign HS_D15 = 0; |
assign HD_D2 = 0; |
assign HD_D3 = 0; |
assign HD_D4 = 0; |
assign HD_D5 = 0; |
assign HD_D6 = 0; |
assign HD_D7 = 0; |
assign HD_D8 = 0; |
assign HD_D9 = 0; |
assign HD_DE = 0; |
assign HD_HSYNC = 0; |
assign HD_INT = 0; |
assign HD_SCL = 0; |
assign HD_SDA = 'bz; |
assign HD_SPDIF = 0; |
assign HD_VSYNC = 0; |
|
assign VGA_B1 = 0; // VGA assign - = 0;Bank 33 |
assign VGA_B2 = 0; |
assign VGA_B3 = 0; |
assign VGA_B4 = 0; |
assign VGA_G1 = 0; |
assign VGA_G2 = 0; |
assign VGA_G3 = 0; |
assign VGA_G4 = 0; |
assign VGA_HS = 0; |
assign VGA_R1 = 0; |
assign VGA_R2 = 0; |
assign VGA_R3 = 0; |
assign VGA_R4 = 0; |
assign VGA_VS = 0; |
|
// assign XADC_GIO0 = 'bz; // XADC GIO - Bank 34 |
// assign XADC_GIO1 = 'bz; |
// assign XADC_GIO2 = 'bz; |
// assign XADC_GIO3 = 'bz; |
|
assign PUDC_B = 'bz; // Miscellaneous - Bank 34 |
|
assign OTG_RESETN = 0; // USB OTG Reset - Bank 35 |
|
assign FMC_SCL = 0; // FMC Expansion Connector - Bank 13 |
assign FMC_SDA = 'bz; |
|
assign FMC_PRSNT = 'bz; // FMC Expansion Connector - Bank 33 |
|
assign FMC_LA02_N = 'bz; |
assign FMC_LA02_P = 'bz; |
assign FMC_LA03_N = 'bz; |
assign FMC_LA03_P = 'bz; |
assign FMC_LA04_N = 'bz; |
assign FMC_LA04_P = 'bz; |
assign FMC_LA05_N = 'bz; |
assign FMC_LA05_P = 'bz; |
assign FMC_LA06_N = 'bz; |
assign FMC_LA06_P = 'bz; |
assign FMC_LA07_N = 'bz; |
assign FMC_LA07_P = 'bz; |
assign FMC_LA08_N = 'bz; |
assign FMC_LA08_P = 'bz; |
assign FMC_LA09_N = 'bz; |
assign FMC_LA09_P = 'bz; |
assign FMC_LA10_N = 'bz; |
assign FMC_LA10_P = 'bz; |
assign FMC_LA11_N = 'bz; |
assign FMC_LA11_P = 'bz; |
assign FMC_LA12_N = 'bz; |
assign FMC_LA12_P = 'bz; |
assign FMC_LA13_N = 'bz; |
assign FMC_LA13_P = 'bz; |
assign FMC_LA14_N = 'bz; |
assign FMC_LA14_P = 'bz; |
assign FMC_LA15_N = 'bz; |
assign FMC_LA15_P = 'bz; |
assign FMC_LA16_N = 'bz; |
assign FMC_LA16_P = 'bz; |
|
assign FMC_LA19_N = 'bz; |
assign FMC_LA19_P = 'bz; |
assign FMC_LA20_N = 'bz; |
assign FMC_LA20_P = 'bz; |
assign FMC_LA21_N = 'bz; |
assign FMC_LA21_P = 'bz; |
assign FMC_LA22_N = 'bz; |
assign FMC_LA22_P = 'bz; |
assign FMC_LA23_N = 'bz; |
assign FMC_LA23_P = 'bz; |
assign FMC_LA24_N = 'bz; |
assign FMC_LA24_P = 'bz; |
assign FMC_LA25_N = 'bz; |
assign FMC_LA25_P = 'bz; |
assign FMC_LA26_N = 'bz; |
assign FMC_LA26_P = 'bz; |
assign FMC_LA27_N = 'bz; |
assign FMC_LA27_P = 'bz; |
assign FMC_LA28_N = 'bz; |
assign FMC_LA28_P = 'bz; |
assign FMC_LA29_N = 'bz; |
assign FMC_LA29_P = 'bz; |
assign FMC_LA30_N = 'bz; |
assign FMC_LA30_P = 'bz; |
assign FMC_LA31_N = 'bz; |
assign FMC_LA31_P = 'bz; |
assign FMC_LA32_N = 'bz; |
assign FMC_LA32_P = 'bz; |
assign FMC_LA33_N = 'bz; |
assign FMC_LA33_P = 'bz; |
|
|
endmodule |
|
|
|
/FIFOs/src/zedboard_tiny_async_fifo/zedboard_master_XDC_RevC_D_v2.xdc
0,0 → 1,378
# ---------------------------------------------------------------------------- |
# _____ |
# / \ |
# /____ \____ |
# / \===\ \==/ |
# /___\===\___\/ AVNET Design Resource Center |
# \======/ www.em.avnet.com/drc |
# \====/ |
# ---------------------------------------------------------------------------- |
# |
# Created With Avnet UCF Generator V0.4.0 |
# Date: Saturday, June 30, 2012 |
# Time: 12:18:55 AM |
# |
# This design is the property of Avnet. Publication of this |
# design is not authorized without written consent from Avnet. |
# |
# Please direct any questions to: |
# ZedBoard.org Community Forums |
# http://www.zedboard.org |
# |
# Disclaimer: |
# Avnet, Inc. makes no warranty for the use of this code or design. |
# This code is provided "As Is". Avnet, Inc assumes no responsibility for |
# any errors, which may appear in this code, nor does it make a commitment |
# to update the information contained herein. Avnet, Inc specifically |
# disclaims any implied warranties of fitness for a particular purpose. |
# Copyright(c) 2012 Avnet, Inc. |
# All rights reserved. |
# |
# ---------------------------------------------------------------------------- |
# |
# Notes: |
# |
# 10 August 2012 |
# IO standards based upon Bank 34 and Bank 35 Vcco supply options of 1.8V, |
# 2.5V, or 3.3V are possible based upon the Vadj jumper (J18) settings. |
# By default, Vadj is expected to be set to 1.8V but if a different |
# voltage is used for a particular design, then the corresponding IO |
# standard within this UCF should also be updated to reflect the actual |
# Vadj jumper selection. |
# |
# 09 September 2012 |
# Net names are not allowed to contain hyphen characters '-' since this |
# is not a legal VHDL87 or Verilog character within an identifier. |
# HDL net names are adjusted to contain no hyphen characters '-' but |
# rather use underscore '_' characters. Comment net name with the hyphen |
# characters will remain in place since these are intended to match the |
# schematic net names in order to better enable schematic search. |
# |
# 17 April 2014 |
# Pin constraint for toggle switch SW7 was corrected to M15 location. |
# |
# 16 April 2015 |
# Corrected the way that entire banks are assigned to a particular IO |
# standard so that it works with more recent versions of Vivado Design |
# Suite and moved the IO standard constraints to the end of the file |
# along with some better organization and notes like we do with our SOMs. |
# |
# ---------------------------------------------------------------------------- |
|
# ---------------------------------------------------------------------------- |
# Audio Codec - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN AB1 [get_ports {AC_ADR0}]; # "AC-ADR0" |
set_property PACKAGE_PIN Y5 [get_ports {AC_ADR1}]; # "AC-ADR1" |
set_property PACKAGE_PIN Y8 [get_ports {AC_GPIO0}]; # "AC-GPIO0" |
set_property PACKAGE_PIN AA7 [get_ports {AC_GPIO1}]; # "AC-GPIO1" |
set_property PACKAGE_PIN AA6 [get_ports {AC_GPIO2}]; # "AC-GPIO2" |
set_property PACKAGE_PIN Y6 [get_ports {AC_GPIO3}]; # "AC-GPIO3" |
set_property PACKAGE_PIN AB2 [get_ports {AC_MCLK}]; # "AC-MCLK" |
set_property PACKAGE_PIN AB4 [get_ports {AC_SCK}]; # "AC-SCK" |
set_property PACKAGE_PIN AB5 [get_ports {AC_SDA}]; # "AC-SDA" |
|
# ---------------------------------------------------------------------------- |
# Clock Source - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN Y9 [get_ports {GCLK}]; # "GCLK" |
|
# ---------------------------------------------------------------------------- |
# JA Pmod - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN Y11 [get_ports {JA1}]; # "JA1" |
set_property PACKAGE_PIN AA8 [get_ports {JA10}]; # "JA10" |
set_property PACKAGE_PIN AA11 [get_ports {JA2}]; # "JA2" |
set_property PACKAGE_PIN Y10 [get_ports {JA3}]; # "JA3" |
set_property PACKAGE_PIN AA9 [get_ports {JA4}]; # "JA4" |
set_property PACKAGE_PIN AB11 [get_ports {JA7}]; # "JA7" |
set_property PACKAGE_PIN AB10 [get_ports {JA8}]; # "JA8" |
set_property PACKAGE_PIN AB9 [get_ports {JA9}]; # "JA9" |
|
|
# ---------------------------------------------------------------------------- |
# JB Pmod - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN W12 [get_ports {JB1}]; # "JB1" |
set_property PACKAGE_PIN V8 [get_ports {JB10}]; # "JB10" |
set_property PACKAGE_PIN W11 [get_ports {JB2}]; # "JB2" |
set_property PACKAGE_PIN V10 [get_ports {JB3}]; # "JB3" |
set_property PACKAGE_PIN W8 [get_ports {JB4}]; # "JB4" |
set_property PACKAGE_PIN V12 [get_ports {JB7}]; # "JB7" |
set_property PACKAGE_PIN W10 [get_ports {JB8}]; # "JB8" |
set_property PACKAGE_PIN V9 [get_ports {JB9}]; # "JB9" |
|
# ---------------------------------------------------------------------------- |
# JC Pmod - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN AB6 [get_ports {JC1_N}]; # "JC1_N" |
set_property PACKAGE_PIN AB7 [get_ports {JC1_P}]; # "JC1_P" |
set_property PACKAGE_PIN AA4 [get_ports {JC2_N}]; # "JC2_N" |
set_property PACKAGE_PIN Y4 [get_ports {JC2_P}]; # "JC2_P" |
set_property PACKAGE_PIN T6 [get_ports {JC3_N}]; # "JC3_N" |
set_property PACKAGE_PIN R6 [get_ports {JC3_P}]; # "JC3_P" |
set_property PACKAGE_PIN U4 [get_ports {JC4_N}]; # "JC4_N" |
set_property PACKAGE_PIN T4 [get_ports {JC4_P}]; # "JC4_P" |
|
# ---------------------------------------------------------------------------- |
# JA Pmod - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN W7 [get_ports {JD1_N}]; # "JD1_N" |
set_property PACKAGE_PIN V7 [get_ports {JD1_P}]; # "JD1_P" |
set_property PACKAGE_PIN V4 [get_ports {JD2_N}]; # "JD2_N" |
set_property PACKAGE_PIN V5 [get_ports {JD2_P}]; # "JD2_P" |
set_property PACKAGE_PIN W5 [get_ports {JD3_N}]; # "JD3_N" |
set_property PACKAGE_PIN W6 [get_ports {JD3_P}]; # "JD3_P" |
set_property PACKAGE_PIN U5 [get_ports {JD4_N}]; # "JD4_N" |
set_property PACKAGE_PIN U6 [get_ports {JD4_P}]; # "JD4_P" |
|
# ---------------------------------------------------------------------------- |
# OLED Display - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN U10 [get_ports {OLED_DC}]; # "OLED-DC" |
set_property PACKAGE_PIN U9 [get_ports {OLED_RES}]; # "OLED-RES" |
set_property PACKAGE_PIN AB12 [get_ports {OLED_SCLK}]; # "OLED-SCLK" |
set_property PACKAGE_PIN AA12 [get_ports {OLED_SDIN}]; # "OLED-SDIN" |
set_property PACKAGE_PIN U11 [get_ports {OLED_VBAT}]; # "OLED-VBAT" |
set_property PACKAGE_PIN U12 [get_ports {OLED_VDD}]; # "OLED-VDD" |
|
# ---------------------------------------------------------------------------- |
# HDMI Output - Bank 33 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN W18 [get_ports {HD_CLK}]; # "HD-CLK" |
set_property PACKAGE_PIN Y13 [get_ports {HD_D0}]; # "HD-D0" |
set_property PACKAGE_PIN AA13 [get_ports {HD_D1}]; # "HD-D1" |
set_property PACKAGE_PIN W13 [get_ports {HD_D10}]; # "HD-D10" |
set_property PACKAGE_PIN W15 [get_ports {HD_D11}]; # "HD-D11" |
set_property PACKAGE_PIN V15 [get_ports {HD_D12}]; # "HD-D12" |
set_property PACKAGE_PIN U17 [get_ports {HD_D13}]; # "HD-D13" |
set_property PACKAGE_PIN V14 [get_ports {HD_D14}]; # "HD-D14" |
set_property PACKAGE_PIN V13 [get_ports {HS_D15}]; # "HD-D15" |
set_property PACKAGE_PIN AA14 [get_ports {HD_D2}]; # "HD-D2" |
set_property PACKAGE_PIN Y14 [get_ports {HD_D3}]; # "HD-D3" |
set_property PACKAGE_PIN AB15 [get_ports {HD_D4}]; # "HD-D4" |
set_property PACKAGE_PIN AB16 [get_ports {HD_D5}]; # "HD-D5" |
set_property PACKAGE_PIN AA16 [get_ports {HD_D6}]; # "HD-D6" |
set_property PACKAGE_PIN AB17 [get_ports {HD_D7}]; # "HD-D7" |
set_property PACKAGE_PIN AA17 [get_ports {HD_D8}]; # "HD-D8" |
set_property PACKAGE_PIN Y15 [get_ports {HD_D9}]; # "HD-D9" |
set_property PACKAGE_PIN U16 [get_ports {HD_DE}]; # "HD-DE" |
set_property PACKAGE_PIN V17 [get_ports {HD_HSYNC}]; # "HD-HSYNC" |
set_property PACKAGE_PIN W16 [get_ports {HD_INT}]; # "HD-INT" |
set_property PACKAGE_PIN AA18 [get_ports {HD_SCL}]; # "HD-SCL" |
set_property PACKAGE_PIN Y16 [get_ports {HD_SDA}]; # "HD-SDA" |
set_property PACKAGE_PIN U15 [get_ports {HD_SPDIF}]; # "HD-SPDIF" |
set_property PACKAGE_PIN Y18 [get_ports {HD_SPDIFO}]; # "HD-SPDIFO" |
set_property PACKAGE_PIN W17 [get_ports {HD_VSYNC}]; # "HD-VSYNC" |
|
# ---------------------------------------------------------------------------- |
# User LEDs - Bank 33 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN T22 [get_ports {LD0}]; # "LD0" |
set_property PACKAGE_PIN T21 [get_ports {LD1}]; # "LD1" |
set_property PACKAGE_PIN U22 [get_ports {LD2}]; # "LD2" |
set_property PACKAGE_PIN U21 [get_ports {LD3}]; # "LD3" |
set_property PACKAGE_PIN V22 [get_ports {LD4}]; # "LD4" |
set_property PACKAGE_PIN W22 [get_ports {LD5}]; # "LD5" |
set_property PACKAGE_PIN U19 [get_ports {LD6}]; # "LD6" |
set_property PACKAGE_PIN U14 [get_ports {LD7}]; # "LD7" |
|
# ---------------------------------------------------------------------------- |
# VGA Output - Bank 33 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN Y21 [get_ports {VGA_B1}]; # "VGA-B1" |
set_property PACKAGE_PIN Y20 [get_ports {VGA_B2}]; # "VGA-B2" |
set_property PACKAGE_PIN AB20 [get_ports {VGA_B3}]; # "VGA-B3" |
set_property PACKAGE_PIN AB19 [get_ports {VGA_B4}]; # "VGA-B4" |
set_property PACKAGE_PIN AB22 [get_ports {VGA_G1}]; # "VGA-G1" |
set_property PACKAGE_PIN AA22 [get_ports {VGA_G2}]; # "VGA-G2" |
set_property PACKAGE_PIN AB21 [get_ports {VGA_G3}]; # "VGA-G3" |
set_property PACKAGE_PIN AA21 [get_ports {VGA_G4}]; # "VGA-G4" |
set_property PACKAGE_PIN AA19 [get_ports {VGA_HS}]; # "VGA-HS" |
set_property PACKAGE_PIN V20 [get_ports {VGA_R1}]; # "VGA-R1" |
set_property PACKAGE_PIN U20 [get_ports {VGA_R2}]; # "VGA-R2" |
set_property PACKAGE_PIN V19 [get_ports {VGA_R3}]; # "VGA-R3" |
set_property PACKAGE_PIN V18 [get_ports {VGA_R4}]; # "VGA-R4" |
set_property PACKAGE_PIN Y19 [get_ports {VGA_VS}]; # "VGA-VS" |
|
# ---------------------------------------------------------------------------- |
# User Push Buttons - Bank 34 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN P16 [get_ports {BTNC}]; # "BTNC" |
set_property PACKAGE_PIN R16 [get_ports {BTND}]; # "BTND" |
set_property PACKAGE_PIN N15 [get_ports {BTNL}]; # "BTNL" |
set_property PACKAGE_PIN R18 [get_ports {BTNR}]; # "BTNR" |
set_property PACKAGE_PIN T18 [get_ports {BTNU}]; # "BTNU" |
|
# ---------------------------------------------------------------------------- |
# USB OTG Reset - Bank 34 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN L16 [get_ports {OTG_VBUSOC}]; # "OTG-VBUSOC" |
|
# # ---------------------------------------------------------------------------- |
# # XADC GIO - Bank 34 |
# # ---------------------------------------------------------------------------- |
# set_property PACKAGE_PIN H15 [get_ports {XADC_GIO0}]; # "XADC-GIO0" |
# set_property PACKAGE_PIN R15 [get_ports {XADC_GIO1}]; # "XADC-GIO1" |
# set_property PACKAGE_PIN K15 [get_ports {XADC_GIO2}]; # "XADC-GIO2" |
# set_property PACKAGE_PIN J15 [get_ports {XADC_GIO3}]; # "XADC-GIO3" |
|
# ---------------------------------------------------------------------------- |
# Miscellaneous - Bank 34 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN K16 [get_ports {PUDC_B}]; # "PUDC_B" |
|
# ---------------------------------------------------------------------------- |
# USB OTG Reset - Bank 35 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN G17 [get_ports {OTG_RESETN}]; # "OTG-RESETN" |
|
# ---------------------------------------------------------------------------- |
# User DIP Switches - Bank 35 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN F22 [get_ports {SW0}]; # "SW0" |
set_property PACKAGE_PIN G22 [get_ports {SW1}]; # "SW1" |
set_property PACKAGE_PIN H22 [get_ports {SW2}]; # "SW2" |
set_property PACKAGE_PIN F21 [get_ports {SW3}]; # "SW3" |
set_property PACKAGE_PIN H19 [get_ports {SW4}]; # "SW4" |
set_property PACKAGE_PIN H18 [get_ports {SW5}]; # "SW5" |
set_property PACKAGE_PIN H17 [get_ports {SW6}]; # "SW6" |
set_property PACKAGE_PIN M15 [get_ports {SW7}]; # "SW7" |
|
# # ---------------------------------------------------------------------------- |
# # XADC AD Channels - Bank 35 |
# # ---------------------------------------------------------------------------- |
# set_property PACKAGE_PIN E16 [get_ports {AD0N_R}]; # "XADC-AD0N-R" |
# set_property PACKAGE_PIN F16 [get_ports {AD0P_R}]; # "XADC-AD0P-R" |
# set_property PACKAGE_PIN D17 [get_ports {AD8N_N}]; # "XADC-AD8N-R" |
# set_property PACKAGE_PIN D16 [get_ports {AD8P_R}]; # "XADC-AD8P-R" |
|
# ---------------------------------------------------------------------------- |
# FMC Expansion Connector - Bank 13 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN R7 [get_ports {FMC_SCL}]; # "FMC-SCL" |
set_property PACKAGE_PIN U7 [get_ports {FMC_SDA}]; # "FMC-SDA" |
|
# ---------------------------------------------------------------------------- |
# FMC Expansion Connector - Bank 33 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN AB14 [get_ports {FMC_PRSNT}]; # "FMC-PRSNT" |
|
# ---------------------------------------------------------------------------- |
# FMC Expansion Connector - Bank 34 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN L19 [get_ports {FMC_CLK0_N}]; # "FMC-CLK0_N" |
set_property PACKAGE_PIN L18 [get_ports {FMC_CLK0_P}]; # "FMC-CLK0_P" |
set_property PACKAGE_PIN M20 [get_ports {FMC_LA00_CC_N}]; # "FMC-LA00_CC_N" |
set_property PACKAGE_PIN M19 [get_ports {FMC_LA00_CC_P}]; # "FMC-LA00_CC_P" |
set_property PACKAGE_PIN N20 [get_ports {FMC_LA01_CC_N}]; # "FMC-LA01_CC_N" |
set_property PACKAGE_PIN N19 [get_ports {FMC_LA01_CC_P}]; # "FMC-LA01_CC_P" |
set_property PACKAGE_PIN P18 [get_ports {FMC_LA02_N}]; # "FMC-LA02_N" |
set_property PACKAGE_PIN P17 [get_ports {FMC_LA02_P}]; # "FMC-LA02_P" |
set_property PACKAGE_PIN P22 [get_ports {FMC_LA03_N}]; # "FMC-LA03_N" |
set_property PACKAGE_PIN N22 [get_ports {FMC_LA03_P}]; # "FMC-LA03_P" |
set_property PACKAGE_PIN M22 [get_ports {FMC_LA04_N}]; # "FMC-LA04_N" |
set_property PACKAGE_PIN M21 [get_ports {FMC_LA04_P}]; # "FMC-LA04_P" |
set_property PACKAGE_PIN K18 [get_ports {FMC_LA05_N}]; # "FMC-LA05_N" |
set_property PACKAGE_PIN J18 [get_ports {FMC_LA05_P}]; # "FMC-LA05_P" |
set_property PACKAGE_PIN L22 [get_ports {FMC_LA06_N}]; # "FMC-LA06_N" |
set_property PACKAGE_PIN L21 [get_ports {FMC_LA06_P}]; # "FMC-LA06_P" |
set_property PACKAGE_PIN T17 [get_ports {FMC_LA07_N}]; # "FMC-LA07_N" |
set_property PACKAGE_PIN T16 [get_ports {FMC_LA07_P}]; # "FMC-LA07_P" |
set_property PACKAGE_PIN J22 [get_ports {FMC_LA08_N}]; # "FMC-LA08_N" |
set_property PACKAGE_PIN J21 [get_ports {FMC_LA08_P}]; # "FMC-LA08_P" |
set_property PACKAGE_PIN R21 [get_ports {FMC_LA09_N}]; # "FMC-LA09_N" |
set_property PACKAGE_PIN R20 [get_ports {FMC_LA09_P}]; # "FMC-LA09_P" |
set_property PACKAGE_PIN T19 [get_ports {FMC_LA10_N}]; # "FMC-LA10_N" |
set_property PACKAGE_PIN R19 [get_ports {FMC_LA10_P}]; # "FMC-LA10_P" |
set_property PACKAGE_PIN N18 [get_ports {FMC_LA11_N}]; # "FMC-LA11_N" |
set_property PACKAGE_PIN N17 [get_ports {FMC_LA11_P}]; # "FMC-LA11_P" |
set_property PACKAGE_PIN P21 [get_ports {FMC_LA12_N}]; # "FMC-LA12_N" |
set_property PACKAGE_PIN P20 [get_ports {FMC_LA12_P}]; # "FMC-LA12_P" |
set_property PACKAGE_PIN M17 [get_ports {FMC_LA13_N}]; # "FMC-LA13_N" |
set_property PACKAGE_PIN L17 [get_ports {FMC_LA13_P}]; # "FMC-LA13_P" |
set_property PACKAGE_PIN K20 [get_ports {FMC_LA14_N}]; # "FMC-LA14_N" |
set_property PACKAGE_PIN K19 [get_ports {FMC_LA14_P}]; # "FMC-LA14_P" |
set_property PACKAGE_PIN J17 [get_ports {FMC_LA15_N}]; # "FMC-LA15_N" |
set_property PACKAGE_PIN J16 [get_ports {FMC_LA15_P}]; # "FMC-LA15_P" |
set_property PACKAGE_PIN K21 [get_ports {FMC_LA16_N}]; # "FMC-LA16_N" |
set_property PACKAGE_PIN J20 [get_ports {FMC_LA16_P}]; # "FMC-LA16_P" |
|
# ---------------------------------------------------------------------------- |
# FMC Expansion Connector - Bank 35 |
# ---------------------------------------------------------------------------- |
set_property PACKAGE_PIN C19 [get_ports {FMC_CLK1_N}]; # "FMC-CLK1_N" |
set_property PACKAGE_PIN D18 [get_ports {FMC_CLK1_P}]; # "FMC-CLK1_P" |
set_property PACKAGE_PIN B20 [get_ports {FMC_LA17_CC_N}]; # "FMC-LA17_CC_N" |
set_property PACKAGE_PIN B19 [get_ports {FMC_LA17_CC_P}]; # "FMC-LA17_CC_P" |
set_property PACKAGE_PIN C20 [get_ports {FMC_LA18_CC_N}]; # "FMC-LA18_CC_N" |
set_property PACKAGE_PIN D20 [get_ports {FMC_LA18_CC_P}]; # "FMC-LA18_CC_P" |
set_property PACKAGE_PIN G16 [get_ports {FMC_LA19_N}]; # "FMC-LA19_N" |
set_property PACKAGE_PIN G15 [get_ports {FMC_LA19_P}]; # "FMC-LA19_P" |
set_property PACKAGE_PIN G21 [get_ports {FMC_LA20_N}]; # "FMC-LA20_N" |
set_property PACKAGE_PIN G20 [get_ports {FMC_LA20_P}]; # "FMC-LA20_P" |
set_property PACKAGE_PIN E20 [get_ports {FMC_LA21_N}]; # "FMC-LA21_N" |
set_property PACKAGE_PIN E19 [get_ports {FMC_LA21_P}]; # "FMC-LA21_P" |
set_property PACKAGE_PIN F19 [get_ports {FMC_LA22_N}]; # "FMC-LA22_N" |
set_property PACKAGE_PIN G19 [get_ports {FMC_LA22_P}]; # "FMC-LA22_P" |
set_property PACKAGE_PIN D15 [get_ports {FMC_LA23_N}]; # "FMC-LA23_N" |
set_property PACKAGE_PIN E15 [get_ports {FMC_LA23_P}]; # "FMC-LA23_P" |
set_property PACKAGE_PIN A19 [get_ports {FMC_LA24_N}]; # "FMC-LA24_N" |
set_property PACKAGE_PIN A18 [get_ports {FMC_LA24_P}]; # "FMC-LA24_P" |
set_property PACKAGE_PIN C22 [get_ports {FMC_LA25_N}]; # "FMC-LA25_N" |
set_property PACKAGE_PIN D22 [get_ports {FMC_LA25_P}]; # "FMC-LA25_P" |
set_property PACKAGE_PIN E18 [get_ports {FMC_LA26_N}]; # "FMC-LA26_N" |
set_property PACKAGE_PIN F18 [get_ports {FMC_LA26_P}]; # "FMC-LA26_P" |
set_property PACKAGE_PIN D21 [get_ports {FMC_LA27_N}]; # "FMC-LA27_N" |
set_property PACKAGE_PIN E21 [get_ports {FMC_LA27_P}]; # "FMC-LA27_P" |
set_property PACKAGE_PIN A17 [get_ports {FMC_LA28_N}]; # "FMC-LA28_N" |
set_property PACKAGE_PIN A16 [get_ports {FMC_LA28_P}]; # "FMC-LA28_P" |
set_property PACKAGE_PIN C18 [get_ports {FMC_LA29_N}]; # "FMC-LA29_N" |
set_property PACKAGE_PIN C17 [get_ports {FMC_LA29_P}]; # "FMC-LA29_P" |
set_property PACKAGE_PIN B15 [get_ports {FMC_LA30_N}]; # "FMC-LA30_N" |
set_property PACKAGE_PIN C15 [get_ports {FMC_LA30_P}]; # "FMC-LA30_P" |
set_property PACKAGE_PIN B17 [get_ports {FMC_LA31_N}]; # "FMC-LA31_N" |
set_property PACKAGE_PIN B16 [get_ports {FMC_LA31_P}]; # "FMC-LA31_P" |
set_property PACKAGE_PIN A22 [get_ports {FMC_LA32_N}]; # "FMC-LA32_N" |
set_property PACKAGE_PIN A21 [get_ports {FMC_LA32_P}]; # "FMC-LA32_P" |
set_property PACKAGE_PIN B22 [get_ports {FMC_LA33_N}]; # "FMC-LA33_N" |
set_property PACKAGE_PIN B21 [get_ports {FMC_LA33_P}]; # "FMC-LA33_P" |
|
|
# ---------------------------------------------------------------------------- |
# IOSTANDARD Constraints |
# |
# Note that these IOSTANDARD constraints are applied to all IOs currently |
# assigned within an I/O bank. If these IOSTANDARD constraints are |
# evaluated prior to other PACKAGE_PIN constraints being applied, then |
# the IOSTANDARD specified will likely not be applied properly to those |
# pins. Therefore, bank wide IOSTANDARD constraints should be placed |
# within the XDC file in a location that is evaluated AFTER all |
# PACKAGE_PIN constraints within the target bank have been evaluated. |
# |
# Un-comment one or more of the following IOSTANDARD constraints according to |
# the bank pin assignments that are required within a design. |
# ---------------------------------------------------------------------------- |
|
# Note that the bank voltage for IO Bank 33 is fixed to 3.3V on ZedBoard. |
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]]; |
|
# Set the bank voltage for IO Bank 34 to 1.8V by default. |
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 34]]; |
# set_property IOSTANDARD LVCMOS25 [get_ports -of_objects [get_iobanks 34]]; |
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]]; |
|
# Set the bank voltage for IO Bank 35 to 1.8V by default. |
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]]; |
# set_property IOSTANDARD LVCMOS25 [get_ports -of_objects [get_iobanks 35]]; |
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 35]]; |
|
# Note that the bank voltage for IO Bank 13 is fixed to 3.3V on ZedBoard. |
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]]; |
|
|
set_property CFGBVS VCCO [current_design] |
set_property CONFIG_VOLTAGE 3.3 [current_design] |
|
|
|
/FIFOs/syn/tiny_async_fifo/tiny_async_fifo.srcs/sources_1/bd/zync/zync.bd
0,0 → 1,1089
<?xml version="1.0" encoding="UTF-8" standalone="no" ?> |
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:isValidated="true" bd:synthFlowMode="None" bd:tool_version="2016.2" bd:top="zync" bd:version="1.00.a"> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram</spirit:library> |
<spirit:name>zync</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>isTop</spirit:name> |
<spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>DDR</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="ddrx" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="ddrx_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>TIMEPERIOD_PS</spirit:name> |
<spirit:value>1250</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>MEMORY_TYPE</spirit:name> |
<spirit:value>COMPONENTS</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>DATA_WIDTH</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CS_ENABLED</spirit:name> |
<spirit:value>true</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>DATA_MASK_ENABLED</spirit:name> |
<spirit:value>true</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>SLOT</spirit:name> |
<spirit:value>Single</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>MEM_ADDR_MAP</spirit:name> |
<spirit:value>ROW_COLUMN_BANK</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>BURST_LENGTH</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>AXI_ARBITRATION_SCHEME</spirit:name> |
<spirit:value>TDM</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CAS_LATENCY</spirit:name> |
<spirit:value>11</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CAS_WRITE_LATENCY</spirit:name> |
<spirit:value>11</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>FIXED_IO</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="display_processing_system7" spirit:name="fixedio" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="display_processing_system7" spirit:name="fixedio_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>DATA_WIDTH</spirit:name> |
<spirit:value>32</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PROTOCOL</spirit:name> |
<spirit:value>AXI4LITE</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>FREQ_HZ</spirit:name> |
<spirit:value>100000000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ID_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="ip_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ADDR_WIDTH</spirit:name> |
<spirit:value>32</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>AWUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ARUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>WUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>RUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>BUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>READ_WRITE_MODE</spirit:name> |
<spirit:value>READ_WRITE</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_BURST</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_LOCK</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_PROT</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_CACHE</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_QOS</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_REGION</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_WSTRB</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_BRESP</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_RRESP</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>SUPPORTS_NARROW_BURST</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="ip_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>NUM_READ_OUTSTANDING</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>NUM_WRITE_OUTSTANDING</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>MAX_BURST_LENGTH</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="ip_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PHASE</spirit:name> |
<spirit:value>0.000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CLK_DOMAIN</spirit:name> |
<spirit:value>zync_processing_system7_0_0_FCLK_CLK0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.PERIPHERAL_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>peripheral_aresetn</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>POLARITY</spirit:name> |
<spirit:value>ACTIVE_LOW</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.FCLK_CLK0</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>FCLK_CLK0</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>FREQ_HZ</spirit:name> |
<spirit:value>100000000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PHASE</spirit:name> |
<spirit:value>0.000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CLK_DOMAIN</spirit:name> |
<spirit:value>zync_processing_system7_0_0_FCLK_CLK0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M00_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="zync_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>peripheral_aresetn</spirit:name> |
<spirit:wire> |
<spirit:direction>out</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>FCLK_CLK0</spirit:name> |
<spirit:wire> |
<spirit:direction>out</spirit:direction> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
<spirit:memoryMaps> |
<spirit:memoryMap> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:addressBlock> |
<spirit:name>Reg</spirit:name> |
<spirit:baseAddress>0</spirit:baseAddress> |
<spirit:range>64K</spirit:range> |
<spirit:width>32</spirit:width> |
<spirit:usage>register</spirit:usage> |
</spirit:addressBlock> |
</spirit:memoryMap> |
</spirit:memoryMaps> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram</spirit:library> |
<spirit:name>zync_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>axi_interconnect_0</spirit:instanceName> |
<spirit:componentRef spirit:library="BlockDiagram/zync_imp" spirit:name="axi_interconnect_0" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_axi_interconnect_0_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="NUM_MI">1</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="appcore">xilinx.com:ip:axi_interconnect:2.1</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
<spirit:componentInstance> |
<spirit:instanceName>proc_sys_reset_0</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="proc_sys_reset" spirit:vendor="xilinx.com" spirit:version="5.0"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_proc_sys_reset_0_0</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
<spirit:componentInstance> |
<spirit:instanceName>processing_system7_0</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="processing_system7" spirit:vendor="xilinx.com" spirit:version="5.5"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_processing_system7_0_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="PCW_ENET0_PERIPHERAL_ENABLE">0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="PCW_USB0_PERIPHERAL_ENABLE">0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="preset">ZedBoard</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections> |
<spirit:interconnection> |
<spirit:name>processing_system7_0_M_AXI_GP0</spirit:name> |
<spirit:activeInterface spirit:busRef="S00_AXI" spirit:componentRef="axi_interconnect_0"/> |
<spirit:activeInterface spirit:busRef="M_AXI_GP0" spirit:componentRef="processing_system7_0"/> |
</spirit:interconnection> |
</spirit:interconnections> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>ARESETN_1</spirit:name> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="interconnect_aresetn"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>proc_sys_reset_0_peripheral_aresetn</spirit:name> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="peripheral_aresetn"/> |
<spirit:externalPortReference spirit:portRef="peripheral_aresetn"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="S00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="M00_ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>processing_system7_0_FCLK_CLK0</spirit:name> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="FCLK_CLK0"/> |
<spirit:externalPortReference spirit:portRef="FCLK_CLK0"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="ACLK"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="S00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="M00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="slowest_sync_clk"/> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="M_AXI_GP0_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>processing_system7_0_FCLK_RESET0_N</spirit:name> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="FCLK_RESET0_N"/> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="ext_reset_in"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="DDR/processing_system7_0_DDR"> |
<spirit:activeInterface spirit:busRef="DDR" spirit:componentRef="processing_system7_0"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="FIXED_IO/processing_system7_0_FIXED_IO"> |
<spirit:activeInterface spirit:busRef="FIXED_IO" spirit:componentRef="processing_system7_0"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="M00_AXI/axi_interconnect_0_M00_AXI"> |
<spirit:activeInterface spirit:busRef="M00_AXI" spirit:componentRef="axi_interconnect_0"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp</spirit:library> |
<spirit:name>axi_interconnect_0</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>S00_AXI</spirit:name> |
<spirit:slave/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.S00_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S00_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>S00_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>S00_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.S00_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S00_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.M00_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M00_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M00_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>M00_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.M00_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M00_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram/zync_imp" spirit:name="axi_interconnect_0_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S00_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S00_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M00_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M00_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp</spirit:library> |
<spirit:name>axi_interconnect_0_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>s00_couplers</spirit:instanceName> |
<spirit:componentRef spirit:library="BlockDiagram/zync_imp/axi_interconnect_0_imp" spirit:name="s00_couplers" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections/> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>axi_interconnect_0_ACLK_net</spirit:name> |
<spirit:externalPortReference spirit:portRef="M00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>axi_interconnect_0_ARESETN_net</spirit:name> |
<spirit:externalPortReference spirit:portRef="M00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S00_ACLK_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S00_ARESETN_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ARESETN"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="S00_AXI/axi_interconnect_0_to_s00_couplers"> |
<spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="s00_couplers"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="M00_AXI/s00_couplers_to_axi_interconnect_0"> |
<spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="s00_couplers"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp/axi_interconnect_0_imp</spirit:library> |
<spirit:name>s00_couplers</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>M_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>S_AXI</spirit:name> |
<spirit:slave/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.M_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>M_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.M_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.S_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>S_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>S_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.S_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram/zync_imp/axi_interconnect_0_imp" spirit:name="s00_couplers_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>M_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp/axi_interconnect_0_imp</spirit:library> |
<spirit:name>s00_couplers_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>auto_pc</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="axi_protocol_converter" spirit:vendor="xilinx.com" spirit:version="2.1"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_auto_pc_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="SI_PROTOCOL">AXI3</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="MI_PROTOCOL">AXI4LITE</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections/> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>S_ACLK_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aclk"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S_ARESETN_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aresetn"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="M_AXI/auto_pc_to_s00_couplers"> |
<spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="auto_pc"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="S_AXI/s00_couplers_to_auto_pc"> |
<spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="auto_pc"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>Addressing/processing_system7_0</spirit:library> |
<spirit:name>processing_system7</spirit:name> |
<spirit:version>5.5</spirit:version> |
<spirit:addressSpaces> |
<spirit:addressSpace> |
<spirit:name>Data</spirit:name> |
<spirit:range>4G</spirit:range> |
<spirit:width>32</spirit:width> |
<spirit:segments> |
<spirit:segment> |
<spirit:name>SEG_M00_AXI_Reg</spirit:name> |
<spirit:displayName>/M00_AXI/Reg</spirit:displayName> |
<spirit:addressOffset>0x43C00000</spirit:addressOffset> |
<spirit:range>64K</spirit:range> |
</spirit:segment> |
</spirit:segments> |
</spirit:addressSpace> |
</spirit:addressSpaces> |
</spirit:component> |
|
</bd:repository> |
/FIFOs/syn/tiny_async_fifo/tiny_async_fifo.xpr
0,0 → 1,126
<?xml version="1.0" encoding="UTF-8"?> |
<!-- Product Version: Vivado v2016.2 (64-bit) --> |
<!-- --> |
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. --> |
|
<Project Version="7" Minor="14" Path="C:/qaz/projects/qaz_libs/FIFOs/syn/tiny_async_fifo/tiny_async_fifo.xpr"> |
<DefaultLaunch Dir="$PRUNDIR"/> |
<Configuration> |
<Option Name="Id" Val="8bb5e59270034c4db0932cdeeb9045e0"/> |
<Option Name="Part" Val="xc7z020clg484-1"/> |
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> |
<Option Name="CompiledLibDirXSim" Val=""/> |
<Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/> |
<Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/> |
<Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/> |
<Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/> |
<Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/> |
<Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/> |
<Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/> |
<Option Name="ActiveSimSet" Val="sim_1"/> |
<Option Name="DefaultLib" Val="xil_defaultlib"/> |
<Option Name="EnableCoreContainer" Val="FALSE"/> |
<Option Name="CreateRefXciForCoreContainers" Val="FALSE"/> |
<Option Name="IPUserFilesDir" Val="$PPRDIR/tiny_async_fifo.ip_user_files"/> |
<Option Name="IPStaticSourceDir" Val="$PPRDIR/tiny_async_fifo.ip_user_files/ipstatic"/> |
<Option Name="EnableBDX" Val="FALSE"/> |
<Option Name="DSABoardId" Val="zed"/> |
<Option Name="WTXSimLaunchSim" Val="0"/> |
<Option Name="WTModelSimLaunchSim" Val="0"/> |
<Option Name="WTQuestaLaunchSim" Val="0"/> |
<Option Name="WTIesLaunchSim" Val="0"/> |
<Option Name="WTVcsLaunchSim" Val="0"/> |
<Option Name="WTRivieraLaunchSim" Val="0"/> |
<Option Name="WTActivehdlLaunchSim" Val="0"/> |
<Option Name="WTXSimExportSim" Val="3"/> |
<Option Name="WTModelSimExportSim" Val="3"/> |
<Option Name="WTQuestaExportSim" Val="3"/> |
<Option Name="WTIesExportSim" Val="3"/> |
<Option Name="WTVcsExportSim" Val="3"/> |
<Option Name="WTRivieraExportSim" Val="3"/> |
<Option Name="WTActivehdlExportSim" Val="3"/> |
</Configuration> |
<FileSets Version="1" Minor="31"> |
<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1"> |
<Filter Type="Srcs"/> |
<File Path="$PSRCDIR/sources_1/bd/zync/zync.bd"> |
<FileInfo> |
<Attr Name="ImportPath" Val="$PPRDIR/../../../zed_board/syn/vivado_14_4/vivado_14_4.srcs/sources_1/bd/zync/zync.bd"/> |
<Attr Name="ImportTime" Val="1474157126"/> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_axi_interconnect_0_0/zync_axi_interconnect_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_processing_system7_0_0/zync_processing_system7_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_proc_sys_reset_0_0/zync_proc_sys_reset_0_0.xci"/> |
</File> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopAutoSet" Val="TRUE"/> |
</Config> |
</FileSet> |
<FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1"> |
<Filter Type="Constrs"/> |
<Config> |
<Option Name="ConstrsType" Val="XDC"/> |
</Config> |
</FileSet> |
<FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1"> |
<Filter Type="Srcs"/> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopAutoSet" Val="TRUE"/> |
<Option Name="TransportPathDelay" Val="0"/> |
<Option Name="TransportIntDelay" Val="0"/> |
<Option Name="SrcSet" Val="sources_1"/> |
</Config> |
</FileSet> |
</FileSets> |
<Simulators> |
<Simulator Name="XSim"> |
<Option Name="Description" Val="Vivado Simulator"/> |
<Option Name="CompiledLib" Val="0"/> |
</Simulator> |
<Simulator Name="ModelSim"> |
<Option Name="Description" Val="ModelSim Simulator"/> |
</Simulator> |
<Simulator Name="Questa"> |
<Option Name="Description" Val="Questa Advanced Simulator"/> |
</Simulator> |
<Simulator Name="IES"> |
<Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/> |
</Simulator> |
<Simulator Name="VCS"> |
<Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/> |
</Simulator> |
<Simulator Name="Riviera"> |
<Option Name="Description" Val="Riviera-PRO Simulator"/> |
</Simulator> |
<Simulator Name="ActiveHDL"> |
<Option Name="Description" Val="Active-HDL Simulator"/> |
</Simulator> |
</Simulators> |
<Runs Version="1" Minor="10"> |
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/> |
<Step Id="synth_design"/> |
</Strategy> |
</Run> |
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/> |
<Step Id="init_design"/> |
<Step Id="opt_design"/> |
<Step Id="power_opt_design"/> |
<Step Id="place_design"/> |
<Step Id="post_place_power_opt_design"/> |
<Step Id="phys_opt_design"/> |
<Step Id="route_design"/> |
<Step Id="post_route_phys_opt_design"/> |
<Step Id="write_bitstream"/> |
</Strategy> |
</Run> |
</Runs> |
</Project> |
/axis_video_frame_bfm_class/sim/src/tb_1_tile_4_outputs.sv
85,9 → 85,6
); |
|
avf_agent_config_h.tile[0].direction = RIGHT_DOWN; |
avf_agent_config_h.tile[1].direction = RIGHT_UP; |
avf_agent_config_h.tile[2].direction = LEFT_DOWN; |
avf_agent_config_h.tile[3].direction = LEFT_UP; |
|
avf_agent_h = new |
( |
/camera_link/sim/src/camera_link_clk.v
0,0 → 1,78
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2013 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
`timescale 10ps/1ps |
|
|
module camera_link_clk |
( |
input clk_in, |
|
output reg [3:0] clk_7x_index, |
output clk_out_7x, |
output clock_good, |
|
input reset |
); |
|
// -------------------------------------------------------------------- |
// |
clock_mult |
#( .MULT(7) ) |
clk_out_7x_i |
( |
.clock_in(clk_in), |
.clock_out(clk_out_7x), |
.clock_good(clock_good), |
|
.reset(reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
wire delayed_clk_in; |
|
assign #1 delayed_clk_in = clk_in; |
|
wire clk_in_rise = (delayed_clk_in == 1'b0) & (clk_in == 1'b1); |
|
always @(posedge clk_out_7x) |
begin |
if(clk_in_rise) |
clk_7x_index <= 5; |
else if( clk_7x_index >= 6 ) |
clk_7x_index <= 0; |
else |
clk_7x_index <= clk_7x_index + 1; |
end |
|
|
endmodule |
|
|
|
/camera_link/sim/src/cl_area_scan_checker.v
0,0 → 1,155
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2013 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module cl_area_scan_checker |
( |
input cl_fval, |
input cl_lval, |
input cl_dval, |
input [63:0] cl_data, |
input cl_clk, |
|
input cl_reset |
); |
|
|
// -------------------------------------------------------------------- |
// |
wire [13:0] cl_pixel_counter; |
wire [15:0] cl_frame_x; |
wire [15:0] cl_frame_y; |
wire cl_fval_fall; |
wire cl_fval_rise; |
wire cl_lval_fall; |
wire cl_lval_rise; |
wire cl_data_en; |
reg cl_base_format = 0; |
reg cl_full_format = 0; |
|
cl_util |
util |
( |
.cl_fval(cl_fval), |
.cl_lval(cl_lval), |
.cl_dval(cl_dval), |
.cl_data(cl_data), |
.cl_clk(cl_clk), |
|
.cl_base_format(cl_base_format), |
.cl_full_format(cl_full_format), |
|
.cl_fval_fall(cl_fval_fall), |
.cl_fval_rise(cl_fval_rise), |
.cl_lval_fall(cl_lval_fall), |
.cl_lval_rise(cl_lval_rise), |
.cl_data_en(cl_data_en), |
|
.cl_pixel_counter(cl_pixel_counter), |
.cl_frame_x(cl_frame_x), |
.cl_frame_y(cl_frame_y), |
|
.cl_reset(cl_reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
|
task init; |
input integer fpa_outputs; |
begin |
|
cl_base_format = 0; |
cl_full_format = 0; |
|
if( (fpa_outputs == 1) | (fpa_outputs == 2) ) |
begin |
$display( "-!- %16.t | %m: FPA with %0d outputs. Assuming Base CameraLink Format", $time, fpa_outputs ); |
cl_base_format = 1; |
end |
else if( (fpa_outputs == 4) | (fpa_outputs == 8) ) |
begin |
$display( "-!- %16.t | %m: FPA with %0d outputs. Assuming Full CameraLink Format", $time, fpa_outputs ); |
cl_full_format = 1; |
end |
else |
begin |
$display( "-!- %16.t | %m: FPA with %0d not supported.", $time, fpa_outputs ); |
$stop(); |
end |
|
end |
endtask |
|
task disable_checker; |
begin |
|
cl_base_format = 0; |
cl_full_format = 0; |
|
end |
endtask |
|
|
// -------------------------------------------------------------------- |
// |
task checker; |
input integer pixel_counter; |
begin |
|
if( cl_base_format ) |
begin |
if( cl_data[15:0] != pixel_counter ) |
begin |
log.inc_fail_count; |
$display( "-!- %16.t | %m: data error at pixel 0x%4x. Pixel is 0x%4x and should be 0x%4x", $time, pixel_counter, cl_data[15:0], pixel_counter ); |
end |
end |
else if( cl_full_format ) |
begin |
if( (cl_data[15:0] != pixel_counter) | (cl_data[31:16] != (pixel_counter + 1)) | (cl_data[47:32] != (pixel_counter + 2)) | (cl_data[63:48] != (pixel_counter + 3)) ) |
begin |
log.inc_fail_count; |
$display( "-!- %16.t | %m: data error somewhere between pixel 0x%4x and 0x%4x.", $time, pixel_counter, pixel_counter + 4 ); |
end |
end |
|
end |
endtask |
|
|
// -------------------------------------------------------------------- |
// |
always @(negedge cl_clk) |
if( cl_data_en ) |
checker( cl_pixel_counter ); |
|
|
|
endmodule |
|
/camera_link/sim/src/cl_line_scan_checker.v
0,0 → 1,168
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2013 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module cl_line_scan_checker |
( |
input cl_fval, |
input cl_lval, |
input cl_dval, |
input [63:0] cl_data, |
input cl_clk, |
|
input cl_reset |
); |
|
// -------------------------------------------------------------------- |
// |
wire [13:0] cl_pixel_counter; |
wire [15:0] cl_frame_x; |
wire [15:0] cl_frame_y; |
wire cl_fval_fall; |
wire cl_fval_rise; |
wire cl_lval_fall; |
wire cl_lval_rise; |
wire cl_data_en; |
reg cl_base_format = 0; |
reg cl_full_format = 0; |
|
cl_util |
util |
( |
.cl_fval(cl_fval), |
.cl_lval(cl_lval), |
.cl_dval(cl_dval), |
.cl_data(cl_data), |
.cl_clk(cl_clk), |
|
.cl_base_format(cl_base_format), |
.cl_full_format(cl_full_format), |
|
.cl_fval_fall(cl_fval_fall), |
.cl_fval_rise(cl_fval_rise), |
.cl_lval_fall(cl_lval_fall), |
.cl_lval_rise(cl_lval_rise), |
.cl_data_en(cl_data_en), |
|
.cl_pixel_counter(cl_pixel_counter), |
.cl_frame_x(cl_frame_x), |
.cl_frame_y(cl_frame_y), |
|
.cl_reset(cl_reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
reg [15:0] cl_base_data_lenght; |
reg [15:0] cl_base_eod_index; |
reg [15:0] cl_base_id_index; |
|
task init; |
input integer fpa_outputs; |
input reg [15:0] data_lenght; |
input reg [15:0] eod_index; |
input reg [15:0] id_index; |
begin |
|
cl_base_format = 0; |
cl_full_format = 0; |
|
if( (fpa_outputs == 1) | (fpa_outputs == 2) ) |
begin |
$display( "-!- %16.t | %m: FPA with %0d outputs. Assuming Base CameraLink Format", $time, fpa_outputs ); |
cl_base_format = 1; |
end |
else if( (fpa_outputs == 4) | (fpa_outputs == 8) ) |
begin |
$display( "-!- %16.t | %m: FPA with %0d outputs. Assuming Full CameraLink Format", $time, fpa_outputs ); |
cl_full_format = 1; |
end |
else |
begin |
$display( "-!- %16.t | %m: FPA with %0d not supported.", $time, fpa_outputs ); |
$stop(); |
end |
|
cl_base_data_lenght = data_lenght; |
cl_base_eod_index = eod_index; |
cl_base_id_index = id_index; |
|
end |
endtask |
|
task disable_checker; |
begin |
|
cl_base_format = 0; |
cl_full_format = 0; |
|
end |
endtask |
|
|
// -------------------------------------------------------------------- |
// |
task checker; |
input integer frame_x; |
begin |
|
if( frame_x < cl_base_data_lenght ) |
if( cl_data[15:0] != frame_x ) |
begin |
log.inc_fail_count; |
$display( "-!- %16.t | %m: data error at pixel %x. Pixel is %x and should be %x", $time, frame_x, cl_data[15:0], frame_x ); |
end |
else if((cl_base_eod_index == frame_x) | ( (cl_base_eod_index + 1) == frame_x )) |
if(cl_data[15:0] != FPA_EOD) |
begin |
log.inc_fail_count; |
$display( "-!- %16.t | %m: EOD error at pixel %x.", $time, frame_x ); |
end |
else if( cl_base_id_index <= frame_x ) |
if( cl_data[15:0] != ( (frame_x - cl_base_id_index) + 16'h0e00 ) ) |
begin |
log.inc_fail_count; |
$display( "-!- %16.t | %m: EOD error at pixel %x.", $time, frame_x ); |
end |
|
end |
endtask |
|
|
// -------------------------------------------------------------------- |
// |
always @(negedge cl_clk) |
if( cl_data_en ) |
checker( cl_frame_x ); |
|
|
|
endmodule |
|
|
|
/camera_link/sim/src/cl_util.v
0,0 → 1,145
// |
// |
// |
|
|
module cl_util |
( |
input cl_fval, |
input cl_lval, |
input cl_dval, |
input [63:0] cl_data, |
input cl_clk, |
|
input cl_base_format, |
input cl_full_format, |
|
output cl_fval_fall, |
output cl_fval_rise, |
output cl_lval_fall, |
output cl_lval_rise, |
output cl_data_en, |
|
output reg [13:0] cl_pixel_counter, |
output reg [15:0] cl_frame_x, |
output reg [15:0] cl_frame_y, |
|
input cl_reset |
); |
|
// -------------------------------------------------------------------- |
// |
task get_frames; |
input integer count; |
begin |
|
repeat(count) @(negedge cl_fval); |
|
$display( "-!- %16.t | %m: got %0d frames.", $time, count ); |
|
end |
endtask |
|
|
// -------------------------------------------------------------------- |
// cl_fval & cl_lval edge detector |
reg cl_fval_r; |
assign cl_fval_fall = ~cl_fval & cl_fval_r; |
assign cl_fval_rise = cl_fval & ~cl_fval_r; |
|
always @(posedge cl_clk) |
cl_fval_r <= cl_fval; |
|
reg cl_lval_r; |
assign cl_lval_fall = ~cl_lval & cl_lval_r; |
assign cl_lval_rise = cl_lval & ~cl_lval_r; |
|
always @(posedge cl_clk) |
cl_lval_r <= cl_lval; |
|
|
// -------------------------------------------------------------------- |
// pixel counter |
always @(posedge cl_clk) |
if( ~cl_fval | cl_reset | (cl_pixel_counter > 14'h3ff0) ) |
cl_pixel_counter <= 0; |
else if( cl_data_en ) |
if( cl_base_format ) |
cl_pixel_counter <= cl_pixel_counter + 1; |
else if( cl_full_format ) |
cl_pixel_counter <= cl_pixel_counter + 4; |
|
|
// -------------------------------------------------------------------- |
// frame x coordinate |
always @(posedge cl_clk) |
if( ~cl_fval | ~cl_lval | cl_reset ) |
cl_frame_x <= 0; |
else if( cl_data_en ) |
if( cl_base_format ) |
cl_frame_x <= cl_frame_x + 1; |
else if( cl_full_format ) |
cl_frame_x <= cl_frame_x + 4; |
|
|
// -------------------------------------------------------------------- |
// frame y coordinate |
always @(posedge cl_clk) |
if( ~cl_fval | cl_reset ) |
cl_frame_y <= 0; |
else if( cl_lval_fall ) |
cl_frame_y <= cl_frame_y + 1; |
|
|
// -------------------------------------------------------------------- |
// |
integer cl_line_width; |
integer cl_height; |
integer cl_width; |
|
always @(posedge cl_clk) |
if( cl_fval_rise | cl_reset ) |
cl_line_width <= 0; |
else if( cl_lval_fall ) |
cl_line_width <= cl_frame_x; |
|
always @(posedge cl_clk) |
if( cl_fval_fall ) |
cl_height <= cl_frame_y; |
|
always @(posedge cl_clk) |
if( cl_fval_fall ) |
cl_width <= cl_line_width; |
|
task display_frame_size; |
begin |
|
$display( "-!- %16.t | %m: last frame size was %0dX%0d.", $time, cl_width, cl_height ); |
|
end |
endtask |
|
task validate_frame_size; |
input integer width; |
input integer height; |
begin |
|
if( (height != cl_height) | (width != cl_width) ) |
begin |
log.inc_fail_count; |
$display( "-!- %16.t | %m: last frame size should be %0dX%0d but was %0dX%0d", $time, width, height, cl_width, cl_height ); |
end |
|
end |
endtask |
|
|
// -------------------------------------------------------------------- |
// outputs |
assign cl_data_en = cl_dval & cl_lval & cl_fval; |
|
|
endmodule |
|
|
|
/camera_link/sim/src/tb_channel_link_rx_if.sv
0,0 → 1,167
// -------------------------------------------------------------------- |
// |
// -------------------------------------------------------------------- |
|
|
interface |
tb_channel_link_rx_if |
( |
input [3:0] p, |
input [3:0] n, |
input [4:0] invert_mux, |
input reset, |
input clk_p, |
input clk_n |
); |
|
// -------------------------------------------------------------------- |
// |
timeunit 1ps / 1ps; |
time clk_period = 0; |
time clk_7x_period = 0; |
time strobe_delay = 0; |
|
|
// -------------------------------------------------------------------- |
// |
int bit_index; |
logic clk_7x; |
wire tx_clk = invert_mux[4] ? ~clk_p : clk_p; |
|
|
// -------------------------------------------------------------------- |
// |
default clocking cb @(posedge tx_clk); |
input p; |
input n; |
input reset; |
endclocking |
|
|
// -------------------------------------------------------------------- |
// |
localparam B = 7; |
|
|
// -------------------------------------------------------------------- |
// |
task |
generate_clocks |
( |
time clk_7x_period, |
time strobe_delay |
); |
|
bit_index = 5; |
|
forever |
@(cb) |
begin |
|
#strobe_delay; |
clk_7x <= 1; |
|
generate_clk_7x_fork : fork |
begin |
repeat((B * 2) - 1) |
begin |
#(clk_7x_period / 2); |
clk_7x <= ~clk_7x; |
|
if(clk_7x == 1) |
if(bit_index == 6) |
bit_index = 0; |
else |
bit_index++; |
|
end |
end |
join_none |
|
end |
|
endtask: generate_clocks |
|
|
// -------------------------------------------------------------------- |
// |
logic [6:0] rx_in [4]; |
|
always @(posedge clk_7x) |
begin |
rx_in[3][bit_index] <= invert_mux[3] ? ~p[3] : p[3]; |
rx_in[2][bit_index] <= invert_mux[2] ? ~p[2] : p[2]; |
rx_in[1][bit_index] <= invert_mux[1] ? ~p[1] : p[1]; |
rx_in[0][bit_index] <= invert_mux[0] ? ~p[0] : p[0]; |
end |
|
|
// -------------------------------------------------------------------- |
// |
logic [27:0] rx_data; |
|
always @(posedge clk_7x) |
if(bit_index == 6) |
begin |
// 6 5 4 3 2 1 0 |
{rx_data[27], rx_data[ 5], rx_data[10], rx_data[11], rx_data[16], rx_data[17], rx_data[23]} <= {invert_mux[3] ? ~p[3] : p[3], rx_in[3][5:0]}; |
{rx_data[19], rx_data[20], rx_data[21], rx_data[22], rx_data[24], rx_data[25], rx_data[26]} <= {invert_mux[2] ? ~p[2] : p[2], rx_in[2][5:0]}; |
{rx_data[ 8], rx_data[ 9], rx_data[12], rx_data[13], rx_data[14], rx_data[15], rx_data[18]} <= {invert_mux[1] ? ~p[1] : p[1], rx_in[1][5:0]}; |
{rx_data[ 0], rx_data[ 1], rx_data[ 2], rx_data[ 3], rx_data[ 4], rx_data[ 6], rx_data[ 7]} <= {invert_mux[0] ? ~p[0] : p[0], rx_in[0][5:0]}; |
end |
|
|
// -------------------------------------------------------------------- |
// |
wire dval = rx_data[26]; |
wire fval = rx_data[25]; |
wire lval = rx_data[24]; |
wire spare = rx_data[23]; |
wire [7:0] port_a_d_g = {rx_data[5], rx_data[27], rx_data[6], rx_data[4:0]}; |
wire [7:0] port_b_e_h = {rx_data[11], rx_data[10], rx_data[14:12], rx_data[9:7]}; |
wire [7:0] port_c_f = {rx_data[17:16], rx_data[22:18], rx_data[15]}; |
|
|
// -------------------------------------------------------------------- |
// |
task |
init_clocks; |
|
time clk_rise_t; |
|
@(cb iff ~reset); |
clk_rise_t = $time; |
|
@(cb iff ~reset); |
clk_period = $time - clk_rise_t; |
clk_7x_period = clk_period / B; |
strobe_delay = clk_7x_period / 2; |
|
$display("^^^ %16.t | %m | clk_period = %t, ", $time, clk_period); |
$display("^^^ %16.t | %m | clk_7x_period = %t", $time, clk_7x_period); |
$display("^^^ %16.t | %m | strobe_delay = %t", $time, strobe_delay); |
|
generate_clocks_fork : fork |
generate_clocks(clk_7x_period, strobe_delay); |
join_none |
|
endtask: init_clocks |
|
|
// -------------------------------------------------------------------- |
// |
initial |
begin |
|
wait(~reset); |
#500ns; |
|
init_clocks(); |
end |
|
|
// -------------------------------------------------------------------- |
// |
|
endinterface |
|
/camera_link/src/camera_link.v
0,0 → 1,119
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2013 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module camera_link |
( |
input [3:0] x_data_in, |
input x_clk, |
|
input [3:0] y_data_in, |
input y_clk, |
|
input [3:0] z_data_in, |
input z_clk, |
|
input reset |
); |
|
// -------------------------------------------------------------------- |
// |
wire [27:0] x_data_out; |
wire x_dval = x_data_out[26]; |
wire x_fval = x_data_out[25]; |
wire x_lval = x_data_out[24]; |
wire x_spare = x_data_out[23]; |
|
channel_link |
i_channel_link_x |
( |
.clk_in(x_clk), |
.data_in(x_data_in), |
.data_out(x_data_out), |
|
.reset(reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
wire [27:0] y_data_out; |
wire y_dval = y_data_out[26]; |
wire y_fval = y_data_out[25]; |
wire y_lval = y_data_out[24]; |
wire y_spare = y_data_out[23]; |
|
channel_link |
i_channel_link_y |
( |
.clk_in(y_clk), |
.data_in(y_data_in), |
.data_out(y_data_out), |
|
.reset(reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
wire [27:0] z_data_out; |
wire z_dval = z_data_out[26]; |
wire z_fval = z_data_out[25]; |
wire z_lval = z_data_out[24]; |
wire z_spare = z_data_out[23]; |
|
channel_link |
i_channel_link_z |
( |
.clk_in(z_clk), |
.data_in(z_data_in), |
.data_out(z_data_out), |
|
.reset(reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
wire [7:0] cl_port_a = { x_data_out[5], x_data_out[27], x_data_out[6], x_data_out[4:0] }; |
wire [7:0] cl_port_b = { x_data_out[11], x_data_out[10], x_data_out[14:12], x_data_out[9:7] }; |
wire [7:0] cl_port_c = { x_data_out[17:16], x_data_out[22:18], x_data_out[15] }; |
wire [7:0] cl_port_d = { y_data_out[5], y_data_out[27], y_data_out[6], y_data_out[4:0] }; |
wire [7:0] cl_port_e = { y_data_out[11], y_data_out[10], y_data_out[14:12], y_data_out[9:7] }; |
wire [7:0] cl_port_f = { y_data_out[17:16], y_data_out[22:18], y_data_out[15] }; |
wire [7:0] cl_port_g = { z_data_out[5], z_data_out[27], z_data_out[6], z_data_out[4:0] }; |
wire [7:0] cl_port_h = { z_data_out[11], z_data_out[10], z_data_out[14:12], z_data_out[9:7] }; |
|
wire [13:0] fpa_pixel_0 = { cl_port_a[5:0], cl_port_b }; |
wire [13:0] fpa_pixel_1 = { cl_port_c[5:0], cl_port_d }; |
wire [13:0] fpa_pixel_2 = { cl_port_e[5:0], cl_port_f }; |
wire [13:0] fpa_pixel_3 = { cl_port_g[5:0], cl_port_h }; |
|
endmodule |
|
|
|
/camera_link/src/camera_link_if.sv
0,0 → 1,118
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
interface |
camera_link_if |
( |
input reset, |
input clk_7x, |
input clk |
); |
wire frame_valid; |
wire line_valid; |
wire data_valid; |
|
wire [7:0] port_a; |
wire [7:0] port_b; |
wire [7:0] port_c; |
wire [7:0] port_d; |
wire [7:0] port_e; |
wire [7:0] port_f; |
wire [7:0] port_g; |
wire [7:0] port_h; |
|
|
// -------------------------------------------------------------------- |
// |
default clocking cb @(posedge clk iff ~reset); |
input reset; |
input clk; |
inout port_a; |
inout port_b; |
inout port_c; |
inout port_d; |
inout port_e; |
inout port_f; |
inout port_g; |
inout port_h; |
endclocking |
|
|
// -------------------------------------------------------------------- |
// |
modport |
camera |
( |
input reset, |
input clk_7x, |
input clk, |
output data_valid, |
output frame_valid, |
output line_valid, |
output port_a, |
output port_b, |
output port_c, |
output port_d, |
output port_e, |
output port_f, |
output port_g, |
output port_h, |
clocking cb |
); |
|
|
// -------------------------------------------------------------------- |
// |
modport |
frame_grabber |
( |
input reset, |
input clk_7x, |
input clk, |
input data_valid, |
input frame_valid, |
input line_valid, |
input port_a, |
input port_b, |
input port_c, |
input port_d, |
input port_e, |
input port_f, |
input port_g, |
input port_h, |
clocking cb |
); |
|
|
// -------------------------------------------------------------------- |
// |
|
|
endinterface |
|
|
/camera_link/src/channel_link.v
0,0 → 1,111
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2013 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module channel_link |
( |
input clk_in, |
input [3:0] data_in, |
output reg [27:0] data_out, |
|
input reset |
); |
|
// -------------------------------------------------------------------- |
// |
|
wire [3:0] clk_7x_index; |
wire clkout_7x; |
|
camera_link_clk i_camera_link_clk |
( |
.clk_in(clk_in), |
|
.clk_7x_index(clk_7x_index), |
.clk_out_7x(clkout_7x), |
.clock_good(), |
|
.reset(reset) |
); |
|
|
// -------------------------------------------------------------------- |
// |
reg payload [6:0] [3:0]; |
|
always @(negedge clkout_7x) |
begin |
payload[clk_7x_index][0] <= data_in[0]; |
payload[clk_7x_index][1] <= data_in[1]; |
payload[clk_7x_index][2] <= data_in[2]; |
payload[clk_7x_index][3] <= data_in[3]; |
end |
|
|
// -------------------------------------------------------------------- |
// |
always @(posedge clkout_7x) |
if( clk_7x_index == 6 ) |
begin |
data_out[0] <= payload[6][0]; |
data_out[1] <= payload[5][0]; |
data_out[2] <= payload[4][0]; |
data_out[3] <= payload[3][0]; |
data_out[4] <= payload[2][0]; |
data_out[6] <= payload[1][0]; |
data_out[7] <= payload[0][0]; |
|
data_out[8] <= payload[6][1]; |
data_out[9] <= payload[5][1]; |
data_out[12] <= payload[4][1]; |
data_out[13] <= payload[3][1]; |
data_out[14] <= payload[2][1]; |
data_out[15] <= payload[1][1]; |
data_out[18] <= payload[0][1]; |
|
data_out[19] <= payload[6][2]; |
data_out[20] <= payload[5][2]; |
data_out[21] <= payload[4][2]; |
data_out[22] <= payload[3][2]; |
data_out[24] <= payload[2][2]; |
data_out[25] <= payload[1][2]; |
data_out[26] <= payload[0][2]; |
|
data_out[27] <= payload[6][3]; |
data_out[5] <= payload[5][3]; |
data_out[10] <= payload[4][3]; |
data_out[11] <= payload[3][3]; |
data_out[16] <= payload[2][3]; |
data_out[17] <= payload[1][3]; |
data_out[23] <= payload[0][3]; |
end |
|
|
endmodule |
|
|
|
/camera_link/src/channel_link_if.sv
0,0 → 1,74
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
interface |
channel_link_if; |
|
wire [3:0] p; |
wire [3:0] n; |
wire clk_p; |
wire clk_n; |
|
|
// -------------------------------------------------------------------- |
// |
default clocking cb @(posedge clk_p); |
inout p; |
inout n; |
endclocking |
|
|
// -------------------------------------------------------------------- |
// |
modport |
out |
( |
output p, |
output n, |
clocking cb |
); |
|
|
// -------------------------------------------------------------------- |
// |
modport |
in |
( |
input p, |
input n, |
clocking cb |
); |
|
|
// -------------------------------------------------------------------- |
// |
|
|
endinterface |
|
|
/cli/cli/sys_cmd.h
33,7 → 33,7
#define MAX_CMD_LENGTH 20 |
#define MAX_CLI_ARGC 6 |
|
// #include <xil_printf.h> |
#include <xil_printf.h> |
|
// #define ANSI_ESCAPE_CODE |
|
/cli/util/types.h
31,17 → 31,17
// /* |
// * These aren't exported outside the kernel to avoid name space clashes |
// */ |
typedef signed char s8; |
typedef unsigned char u8; |
// typedef signed char s8; |
// typedef unsigned char u8; |
|
typedef signed short s16; |
typedef unsigned short u16; |
// typedef signed short s16; |
// typedef unsigned short u16; |
|
typedef signed int s32; |
typedef unsigned int u32; |
// typedef signed int s32; |
// typedef unsigned int u32; |
|
typedef signed long long s64; |
typedef unsigned long long u64; |
// typedef signed long long s64; |
// typedef unsigned long long u64; |
|
// #define BITS_PER_LONG 32 |
|
/cli/util/uboot_lib.h
37,6 → 37,8
#include <stdio.h> |
#include <ctype.h> |
|
#include "xil_printf.h" |
|
#undef CONFIG_ARCH_MAP_SYSMEM |
#include "mapmem.h" |
|
/misc/src/bit_connect_big_to_little.v
0,0 → 1,54
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
bit_connect_big_to_little |
#( |
parameter SIZE = 32 |
) |
( |
input [0:SIZE-1] in, |
output [SIZE-1:0] out |
); |
|
|
// -------------------------------------------------------------------- |
// |
genvar i; |
generate |
begin : swap |
for (i = 0; i < SIZE ; i = i + 1) |
begin : swap_it |
assign out[i] = in[(SIZE-1) - i]; |
end |
end |
endgenerate |
|
|
endmodule |
|
/misc/src/bit_connect_little_to_big.v
0,0 → 1,54
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
bit_connect_little_to_big |
#( |
parameter SIZE = 32 |
) |
( |
input [SIZE-1:0] in, |
output [0:SIZE-1] out |
); |
|
|
// -------------------------------------------------------------------- |
// |
genvar i; |
generate |
begin : swap |
for (i = 0; i < SIZE ; i = i + 1) |
begin : swap_it |
assign out[i] = in[(SIZE-1) - i]; |
end |
end |
endgenerate |
|
|
endmodule |
|
/misc/src/bit_swap_big_to_little.v
0,0 → 1,54
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
bit_swap_big_to_little |
#( |
parameter SIZE = 32 |
) |
( |
input [0:SIZE-1] in, |
output [SIZE-1:0] out |
); |
|
|
// -------------------------------------------------------------------- |
// |
genvar i; |
generate |
begin : swap |
for (i = 0; i < SIZE ; i = i + 1) |
begin : swap_it |
assign out[i] = in[i]; |
end |
end |
endgenerate |
|
|
endmodule |
|
/misc/src/bit_swap_little_to_big.v
0,0 → 1,54
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
bit_swap_little_to_big |
#( |
parameter SIZE = 32 |
) |
( |
input [SIZE-1:0] in, |
output [0:SIZE-1] out |
); |
|
|
// -------------------------------------------------------------------- |
// |
genvar i; |
generate |
begin : swap |
for (i = 0; i < SIZE ; i = i + 1) |
begin : swap_it |
assign out[i] = in[i]; |
end |
end |
endgenerate |
|
|
endmodule |
|
/misc/src/pulse_stretcher.v
0,0 → 1,56
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
pulse_stretcher |
#( |
parameter SIZE = 3 |
) |
( |
input in, |
output out, |
|
input reset, |
input clock |
); |
|
// -------------------------------------------------------------------- |
// |
reg [SIZE-1:0] in_r; |
|
always @(posedge clock) |
in_r <= {in, in_r[SIZE-1:1]}; |
|
|
// -------------------------------------------------------------------- |
// |
assign out = |in_r; |
|
|
endmodule |
|
/misc/src/sr_latch.v
0,0 → 1,49
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
sr_latch |
( |
input set, |
input reset, |
output reg out, |
|
input clock |
); |
|
// -------------------------------------------------------------------- |
// |
always @(posedge clock) |
if(reset) |
out <= 0; |
else if(set) |
out <= 1; |
|
|
endmodule |
|
/synchronize/src/debounce.v
0,0 → 1,94
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
debounce |
#( |
parameter STAGES = 4 |
) |
( |
input in, |
output reg out, |
|
input clock, |
input reset |
); |
|
// -------------------------------------------------------------------- |
// |
reg [STAGES-1:0] in_r; |
wire all_hi = &in_r; |
wire all_lo = ~(|in_r); |
|
always @(posedge clock) |
in_r <= {in_r[STAGES-2:0], in_r} |
|
|
// -------------------------------------------------------------------- |
// state machine binary definitions |
parameter OUT_LO = 1'b0; |
parameter OUT_HI = 1'b1; |
|
|
// -------------------------------------------------------------------- |
// state machine flop |
reg state; |
reg next_state; |
|
always @(posedge clock or posedge reset) |
if(reset) |
if(in); |
state <= OUT_HI; |
else |
state <= OUT_LO; |
else |
state <= next_state; |
|
|
// -------------------------------------------------------------------- |
// state machine |
always @(*) |
case(state) |
OUT_LO: if(all_hi) |
next_state <= OUT_HI; |
else |
next_state <= OUT_LO; |
|
OUT_HI: if(all_lo) |
next_state <= OUT_LO; |
else |
next_state <= OUT_HI; |
|
endcase |
|
// -------------------------------------------------------------------- |
// |
|
|
endmodule |
|
/synchronize/src/debounce_high.v
0,0 → 1,54
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
debounce_high |
#( |
parameter STAGES = 4 |
) |
( |
input in, |
output out, |
input clock |
); |
|
// -------------------------------------------------------------------- |
// |
reg [STAGES-1:0] in_r; |
|
always @(posedge clock) |
in_r <= {in, in_r[STAGES-1:1]}; |
|
|
// -------------------------------------------------------------------- |
// |
assign out = &in_r; |
|
|
endmodule |
|
/synchronize/src/debounce_low.v
0,0 → 1,54
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
debounce_low |
#( |
parameter STAGES = 4 |
) |
( |
input in, |
output out, |
input clock |
); |
|
// -------------------------------------------------------------------- |
// |
reg [STAGES-1:0] in_r; |
|
always @(posedge clock) |
in_r <= {in, in_r[STAGES-1:1]}; |
|
|
// -------------------------------------------------------------------- |
// |
assign out = |in_r; |
|
|
endmodule |
|
/synchronize/src/sync_reset.v
0,0 → 1,59
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
sync_reset |
#( |
parameter STAGES = 8 |
) |
( |
input async_reset, // active high reset |
output synced_reset, |
|
input clock |
); |
|
|
// -------------------------------------------------------------------- |
// |
reg [STAGES-1:0] reset_r; |
|
always @(posedge clock) |
if(async_reset) |
reset_r <= {STAGES{1'b1}}; |
else |
reset_r <= {1'b0, reset_r[STAGES-1:1]}; |
|
|
// -------------------------------------------------------------------- |
// |
assign synced_reset = reset_r[0]; |
|
|
endmodule |
|
/synchronize/src/synchronizer.v
0,0 → 1,63
////////////////////////////////////////////////////////////////////// |
//// //// |
//// Copyright (C) 2015 Authors and OPENCORES.ORG //// |
//// //// |
//// This source file may be used and distributed without //// |
//// restriction provided that this copyright statement is not //// |
//// removed from the file and that any derivative work contains //// |
//// the original copyright notice and the associated disclaimer. //// |
//// //// |
//// This source file is free software; you can redistribute it //// |
//// and/or modify it under the terms of the GNU Lesser General //// |
//// Public License as published by the Free Software Foundation; //// |
//// either version 2.1 of the License, or (at your option) any //// |
//// later version. //// |
//// //// |
//// This source is distributed in the hope that it will be //// |
//// useful, but WITHOUT ANY WARRANTY; without even the implied //// |
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// |
//// PURPOSE. See the GNU Lesser General Public License for more //// |
//// details. //// |
//// //// |
//// You should have received a copy of the GNU Lesser General //// |
//// Public License along with this source; if not, download it //// |
//// from http://www.opencores.org/lgpl.shtml //// |
//// //// |
////////////////////////////////////////////////////////////////////// |
|
|
module |
synchronizer |
#( |
parameter SIZE = 32 |
) |
( |
input [SIZE-1:0] in, |
output reg [SIZE-1:0] out, |
|
input in_clock, |
input out_clock |
); |
|
|
// -------------------------------------------------------------------- |
// in sync flop |
reg [SIZE-1:0] in_r; |
|
always @(posedge in_clock) |
in_r <= in; |
|
|
// -------------------------------------------------------------------- |
// out sync flops |
reg [SIZE-1:0] out_r; |
|
always @(posedge out_clock) |
begin |
out_r <= in_r; |
out <= out_r; |
end |
|
|
endmodule |
|
/tb_class/sim/tests/debug/the_test.sv
File deleted
/tb_class/sim/scripts/sim_debug_init.do
File deleted
/tb_class/sim/scripts/sim_run_test.do
File deleted
/tb_class/sim/scripts/sim_procs.do
File deleted
/tb_class/sim/src/tb_top.v
File deleted
/video_frame_class/src/video_frame_pkg.sv
101,19 → 101,22
( |
input frame_coordinate_t coordinate, |
input int pixel |
); |
); |
|
extern virtual function int read_pixel |
( |
input frame_coordinate_t coordinate |
); |
); |
|
extern virtual function void make_constant |
( |
input int pixel |
); |
); |
|
extern virtual function void make_counting(); |
extern virtual function void make_counting |
( |
input int offset = 0 |
); |
|
extern virtual function void make_horizontal(); |
|
124,7 → 127,7
extern virtual function void copy |
( |
ref video_frame_class from |
); |
); |
|
extern virtual function video_frame_class clone(); |
|
200,7 → 203,10
|
// -------------------------------------------------------------------- |
// |
function void video_frame_class::make_counting(); |
function void video_frame_class::make_counting |
( |
input int offset = 0 |
); |
|
$display("^^^ %16.t | %m", $time); |
|
212,7 → 218,7
this.lines[l].pixel = new[pixels_per_line]; |
|
foreach(this.lines[l].pixel[p]) |
this.lines[l].pixel[p] = (pixels_per_line * l) + p; |
this.lines[l].pixel[p] = (pixels_per_line * l) + p + offset; |
|
end |
|
295,7 → 301,7
function void video_frame_class::copy |
( |
ref video_frame_class from |
); |
); |
|
$display("^^^ %16.t | %m", $time); |
|
/zed_board/block_diagrams/zync_bd_14_4.tcl
0,0 → 1,198
|
################################################################ |
# This is a generated script based on design: zync |
# |
# Though there are limitations about the generated script, |
# the main purpose of this utility is to make learning |
# IP Integrator Tcl commands easier. |
################################################################ |
|
################################################################ |
# Check if script is running in correct Vivado version. |
################################################################ |
set scripts_vivado_version 2014.4 |
set current_vivado_version [version -short] |
|
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } { |
puts "" |
puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script." |
|
return 1 |
} |
|
################################################################ |
# START |
################################################################ |
|
# To test this script, run the following commands from Vivado Tcl console: |
# source zync_script.tcl |
|
# If you do not already have a project created, |
# you can create a project using the following command: |
# create_project project_1 myproj -part xc7z020clg484-1 |
# set_property BOARD_PART em.avnet.com:zed:part0:1.2 [current_project] |
|
|
# CHANGE DESIGN NAME HERE |
set design_name zync |
|
# If you do not already have an existing IP Integrator design open, |
# you can create a design using the following command: |
# create_bd_design $design_name |
|
# CHECKING IF PROJECT EXISTS |
if { [get_projects -quiet] eq "" } { |
puts "ERROR: Please open or create a project!" |
return 1 |
} |
|
|
# Creating design if needed |
set errMsg "" |
set nRet 0 |
|
set cur_design [current_bd_design -quiet] |
set list_cells [get_bd_cells -quiet] |
|
if { ${design_name} eq "" } { |
# USE CASES: |
# 1) Design_name not set |
|
set errMsg "ERROR: Please set the variable <design_name> to a non-empty value." |
set nRet 1 |
|
} elseif { ${cur_design} ne "" && ${list_cells} eq "" } { |
# USE CASES: |
# 2): Current design opened AND is empty AND names same. |
# 3): Current design opened AND is empty AND names diff; design_name NOT in project. |
# 4): Current design opened AND is empty AND names diff; design_name exists in project. |
|
if { $cur_design ne $design_name } { |
puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty." |
set design_name [get_property NAME $cur_design] |
} |
puts "INFO: Constructing design in IPI design <$cur_design>..." |
|
} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } { |
# USE CASES: |
# 5) Current design opened AND has components AND same names. |
|
set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 1 |
} elseif { [get_files -quiet ${design_name}.bd] ne "" } { |
# USE CASES: |
# 6) Current opened design, has components, but diff names, design_name exists in project. |
# 7) No opened design, design_name exists in project. |
|
set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 2 |
|
} else { |
# USE CASES: |
# 8) No opened design, design_name not in project. |
# 9) Current opened design, has components, but diff names, design_name not in project. |
|
puts "INFO: Currently there is no design <$design_name> in project, so creating one..." |
|
create_bd_design $design_name |
|
puts "INFO: Making design <$design_name> as current_bd_design." |
current_bd_design $design_name |
|
} |
|
puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"." |
|
if { $nRet != 0 } { |
puts $errMsg |
return $nRet |
} |
|
################################################################## |
# DESIGN PROCs |
################################################################## |
|
|
|
# Procedure to create entire design; Provide argument to make |
# procedure reusable. If parentCell is "", will use root. |
proc create_root_design { parentCell } { |
|
if { $parentCell eq "" } { |
set parentCell [get_bd_cells /] |
} |
|
# Get object for parentCell |
set parentObj [get_bd_cells $parentCell] |
if { $parentObj == "" } { |
puts "ERROR: Unable to find parent cell <$parentCell>!" |
return |
} |
|
# Make sure parentObj is hier blk |
set parentType [get_property TYPE $parentObj] |
if { $parentType ne "hier" } { |
puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>." |
return |
} |
|
# Save current instance; Restore later |
set oldCurInst [current_bd_instance .] |
|
# Set parent object as current |
current_bd_instance $parentObj |
|
|
# Create interface ports |
set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ] |
set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ] |
set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ] |
set_property -dict [ list CONFIG.ADDR_WIDTH {32} CONFIG.DATA_WIDTH {32} CONFIG.NUM_READ_OUTSTANDING {8} CONFIG.NUM_WRITE_OUTSTANDING {8} CONFIG.PROTOCOL {AXI4LITE} ] $M00_AXI |
|
# Create ports |
set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ] |
set_property -dict [ list CONFIG.ASSOCIATED_BUSIF {M00_AXI} ] $FCLK_CLK0 |
set peripheral_aresetn [ create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn ] |
|
# Create instance: axi_interconnect_0, and set properties |
set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ] |
set_property -dict [ list CONFIG.NUM_MI {1} ] $axi_interconnect_0 |
|
# Create instance: proc_sys_reset_0, and set properties |
set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ] |
|
# Create instance: processing_system7_0, and set properties |
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ] |
set_property -dict [ list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.preset {ZedBoard*} ] $processing_system7_0 |
|
# Create interface connections |
connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports M00_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI] |
connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR] |
connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO] |
connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0] |
|
# Create port connections |
connect_bd_net -net ARESETN_1 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn] |
connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] |
connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] |
connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] |
|
# Create address segments |
create_bd_addr_seg -range 0x10000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M00_AXI/Reg] SEG_M00_AXI_Reg |
|
|
# Restore current instance |
current_bd_instance $oldCurInst |
|
save_bd_design |
} |
# End of create_root_design() |
|
|
################################################################## |
# MAIN FLOW |
################################################################## |
|
create_root_design "" |
|
|
/zed_board/block_diagrams/zync_bd_16_2.tcl
0,0 → 1,1517
|
################################################################ |
# This is a generated script based on design: zync |
# |
# Though there are limitations about the generated script, |
# the main purpose of this utility is to make learning |
# IP Integrator Tcl commands easier. |
################################################################ |
|
namespace eval _tcl { |
proc get_script_folder {} { |
set script_path [file normalize [info script]] |
set script_folder [file dirname $script_path] |
return $script_folder |
} |
} |
variable script_folder |
set script_folder [_tcl::get_script_folder] |
|
################################################################ |
# Check if script is running in correct Vivado version. |
################################################################ |
set scripts_vivado_version 2016.2 |
set current_vivado_version [version -short] |
|
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } { |
puts "" |
catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."} |
|
return 1 |
} |
|
################################################################ |
# START |
################################################################ |
|
# To test this script, run the following commands from Vivado Tcl console: |
# source zync_script.tcl |
|
# If there is no project opened, this script will create a |
# project, but make sure you do not have an existing project |
# <./myproj/project_1.xpr> in the current working folder. |
|
set list_projs [get_projects -quiet] |
if { $list_projs eq "" } { |
create_project project_1 myproj -part xc7z020clg484-1 |
set_property BOARD_PART em.avnet.com:zed:part0:1.3 [current_project] |
} |
|
|
# CHANGE DESIGN NAME HERE |
set design_name zync |
|
# If you do not already have an existing IP Integrator design open, |
# you can create a design using the following command: |
# create_bd_design $design_name |
|
# Creating design if needed |
set errMsg "" |
set nRet 0 |
|
set cur_design [current_bd_design -quiet] |
set list_cells [get_bd_cells -quiet] |
|
if { ${design_name} eq "" } { |
# USE CASES: |
# 1) Design_name not set |
|
set errMsg "Please set the variable <design_name> to a non-empty value." |
set nRet 1 |
|
} elseif { ${cur_design} ne "" && ${list_cells} eq "" } { |
# USE CASES: |
# 2): Current design opened AND is empty AND names same. |
# 3): Current design opened AND is empty AND names diff; design_name NOT in project. |
# 4): Current design opened AND is empty AND names diff; design_name exists in project. |
|
if { $cur_design ne $design_name } { |
common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty." |
set design_name [get_property NAME $cur_design] |
} |
common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..." |
|
} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } { |
# USE CASES: |
# 5) Current design opened AND has components AND same names. |
|
set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 1 |
} elseif { [get_files -quiet ${design_name}.bd] ne "" } { |
# USE CASES: |
# 6) Current opened design, has components, but diff names, design_name exists in project. |
# 7) No opened design, design_name exists in project. |
|
set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 2 |
|
} else { |
# USE CASES: |
# 8) No opened design, design_name not in project. |
# 9) Current opened design, has components, but diff names, design_name not in project. |
|
common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..." |
|
create_bd_design $design_name |
|
common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design." |
current_bd_design $design_name |
|
} |
|
common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"." |
|
if { $nRet != 0 } { |
catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg} |
return $nRet |
} |
|
################################################################## |
# DESIGN PROCs |
################################################################## |
|
|
|
# Procedure to create entire design; Provide argument to make |
# procedure reusable. If parentCell is "", will use root. |
proc create_root_design { parentCell } { |
|
variable script_folder |
|
if { $parentCell eq "" } { |
set parentCell [get_bd_cells /] |
} |
|
# Get object for parentCell |
set parentObj [get_bd_cells $parentCell] |
if { $parentObj == "" } { |
catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"} |
return |
} |
|
# Make sure parentObj is hier blk |
set parentType [get_property TYPE $parentObj] |
if { $parentType ne "hier" } { |
catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."} |
return |
} |
|
# Save current instance; Restore later |
set oldCurInst [current_bd_instance .] |
|
# Set parent object as current |
current_bd_instance $parentObj |
|
|
# Create interface ports |
set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ] |
set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ] |
set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ] |
set_property -dict [ list \ |
CONFIG.ADDR_WIDTH {32} \ |
CONFIG.DATA_WIDTH {32} \ |
CONFIG.NUM_READ_OUTSTANDING {8} \ |
CONFIG.NUM_WRITE_OUTSTANDING {8} \ |
CONFIG.PROTOCOL {AXI4LITE} \ |
] $M00_AXI |
|
# Create ports |
set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ] |
set_property -dict [ list \ |
CONFIG.ASSOCIATED_BUSIF {M00_AXI} \ |
] $FCLK_CLK0 |
set peripheral_aresetn [ create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn ] |
|
# Create instance: axi_interconnect_0, and set properties |
set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ] |
set_property -dict [ list \ |
CONFIG.NUM_MI {1} \ |
] $axi_interconnect_0 |
|
# Create instance: proc_sys_reset_0, and set properties |
set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ] |
|
# Create instance: processing_system7_0, and set properties |
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ] |
set_property -dict [ list \ |
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \ |
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \ |
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \ |
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \ |
CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \ |
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \ |
CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \ |
CONFIG.PCW_CAN0_CAN0_IO {<Select>} \ |
CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \ |
CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \ |
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \ |
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_CAN1_CAN1_IO {<Select>} \ |
CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \ |
CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \ |
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \ |
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \ |
CONFIG.PCW_CLK0_FREQ {100000000} \ |
CONFIG.PCW_CLK1_FREQ {10000000} \ |
CONFIG.PCW_CLK2_FREQ {10000000} \ |
CONFIG.PCW_CLK3_FREQ {10000000} \ |
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \ |
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \ |
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \ |
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \ |
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \ |
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \ |
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \ |
CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \ |
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \ |
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \ |
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \ |
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \ |
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \ |
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \ |
CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \ |
CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \ |
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \ |
CONFIG.PCW_ENET0_ENET0_IO {<Select>} \ |
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} \ |
CONFIG.PCW_ENET0_GRP_MDIO_IO {<Select>} \ |
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \ |
CONFIG.PCW_ENET0_RESET_ENABLE {0} \ |
CONFIG.PCW_ENET0_RESET_IO {<Select>} \ |
CONFIG.PCW_ENET1_ENET1_IO {<Select>} \ |
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \ |
CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \ |
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \ |
CONFIG.PCW_ENET1_RESET_ENABLE {0} \ |
CONFIG.PCW_ENET1_RESET_IO {<Select>} \ |
CONFIG.PCW_ENET_RESET_ENABLE {0} \ |
CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \ |
CONFIG.PCW_ENET_RESET_SELECT {<Select>} \ |
CONFIG.PCW_EN_4K_TIMER {0} \ |
CONFIG.PCW_EN_EMIO_TTC0 {1} \ |
CONFIG.PCW_EN_PTP_ENET0 {1} \ |
CONFIG.PCW_EN_QSPI {1} \ |
CONFIG.PCW_EN_SDIO0 {1} \ |
CONFIG.PCW_EN_TTC0 {1} \ |
CONFIG.PCW_EN_UART1 {1} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {4} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_FCLK_CLK0_BUF {true} \ |
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \ |
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \ |
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \ |
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \ |
CONFIG.PCW_FTM_CTI_IN0 {<Select>} \ |
CONFIG.PCW_FTM_CTI_IN1 {<Select>} \ |
CONFIG.PCW_FTM_CTI_IN2 {<Select>} \ |
CONFIG.PCW_FTM_CTI_IN3 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \ |
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \ |
CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \ |
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \ |
CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \ |
CONFIG.PCW_I2C0_I2C0_IO {<Select>} \ |
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_I2C0_RESET_ENABLE {0} \ |
CONFIG.PCW_I2C0_RESET_IO {<Select>} \ |
CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \ |
CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \ |
CONFIG.PCW_I2C1_I2C1_IO {<Select>} \ |
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_I2C1_RESET_ENABLE {0} \ |
CONFIG.PCW_I2C1_RESET_IO {<Select>} \ |
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \ |
CONFIG.PCW_I2C_RESET_ENABLE {1} \ |
CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \ |
CONFIG.PCW_I2C_RESET_SELECT {<Select>} \ |
CONFIG.PCW_IOPLL_CTRL_FBDIV {48} \ |
CONFIG.PCW_IO_IO_PLL_FREQMHZ {1600.000} \ |
CONFIG.PCW_MIO_0_DIRECTION {inout} \ |
CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_0_PULLUP {disabled} \ |
CONFIG.PCW_MIO_0_SLEW {slow} \ |
CONFIG.PCW_MIO_10_DIRECTION {inout} \ |
CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_10_PULLUP {disabled} \ |
CONFIG.PCW_MIO_10_SLEW {slow} \ |
CONFIG.PCW_MIO_11_DIRECTION {inout} \ |
CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_11_PULLUP {disabled} \ |
CONFIG.PCW_MIO_11_SLEW {slow} \ |
CONFIG.PCW_MIO_12_DIRECTION {inout} \ |
CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_12_PULLUP {disabled} \ |
CONFIG.PCW_MIO_12_SLEW {slow} \ |
CONFIG.PCW_MIO_13_DIRECTION {inout} \ |
CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_13_PULLUP {disabled} \ |
CONFIG.PCW_MIO_13_SLEW {slow} \ |
CONFIG.PCW_MIO_14_DIRECTION {inout} \ |
CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_14_PULLUP {disabled} \ |
CONFIG.PCW_MIO_14_SLEW {slow} \ |
CONFIG.PCW_MIO_15_DIRECTION {inout} \ |
CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_15_PULLUP {disabled} \ |
CONFIG.PCW_MIO_15_SLEW {slow} \ |
CONFIG.PCW_MIO_16_DIRECTION {inout} \ |
CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_16_PULLUP {disabled} \ |
CONFIG.PCW_MIO_16_SLEW {fast} \ |
CONFIG.PCW_MIO_17_DIRECTION {inout} \ |
CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_17_PULLUP {disabled} \ |
CONFIG.PCW_MIO_17_SLEW {fast} \ |
CONFIG.PCW_MIO_18_DIRECTION {inout} \ |
CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_18_PULLUP {disabled} \ |
CONFIG.PCW_MIO_18_SLEW {fast} \ |
CONFIG.PCW_MIO_19_DIRECTION {inout} \ |
CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_19_PULLUP {disabled} \ |
CONFIG.PCW_MIO_19_SLEW {fast} \ |
CONFIG.PCW_MIO_1_DIRECTION {out} \ |
CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_1_PULLUP {disabled} \ |
CONFIG.PCW_MIO_1_SLEW {fast} \ |
CONFIG.PCW_MIO_20_DIRECTION {inout} \ |
CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_20_PULLUP {disabled} \ |
CONFIG.PCW_MIO_20_SLEW {fast} \ |
CONFIG.PCW_MIO_21_DIRECTION {inout} \ |
CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_21_PULLUP {disabled} \ |
CONFIG.PCW_MIO_21_SLEW {fast} \ |
CONFIG.PCW_MIO_22_DIRECTION {inout} \ |
CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_22_PULLUP {disabled} \ |
CONFIG.PCW_MIO_22_SLEW {fast} \ |
CONFIG.PCW_MIO_23_DIRECTION {inout} \ |
CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_23_PULLUP {disabled} \ |
CONFIG.PCW_MIO_23_SLEW {fast} \ |
CONFIG.PCW_MIO_24_DIRECTION {inout} \ |
CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_24_PULLUP {disabled} \ |
CONFIG.PCW_MIO_24_SLEW {fast} \ |
CONFIG.PCW_MIO_25_DIRECTION {inout} \ |
CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_25_PULLUP {disabled} \ |
CONFIG.PCW_MIO_25_SLEW {fast} \ |
CONFIG.PCW_MIO_26_DIRECTION {inout} \ |
CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_26_PULLUP {disabled} \ |
CONFIG.PCW_MIO_26_SLEW {fast} \ |
CONFIG.PCW_MIO_27_DIRECTION {inout} \ |
CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_27_PULLUP {disabled} \ |
CONFIG.PCW_MIO_27_SLEW {fast} \ |
CONFIG.PCW_MIO_28_DIRECTION {inout} \ |
CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_28_PULLUP {disabled} \ |
CONFIG.PCW_MIO_28_SLEW {fast} \ |
CONFIG.PCW_MIO_29_DIRECTION {inout} \ |
CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_29_PULLUP {disabled} \ |
CONFIG.PCW_MIO_29_SLEW {fast} \ |
CONFIG.PCW_MIO_2_DIRECTION {inout} \ |
CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_2_PULLUP {disabled} \ |
CONFIG.PCW_MIO_2_SLEW {fast} \ |
CONFIG.PCW_MIO_30_DIRECTION {inout} \ |
CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_30_PULLUP {disabled} \ |
CONFIG.PCW_MIO_30_SLEW {fast} \ |
CONFIG.PCW_MIO_31_DIRECTION {inout} \ |
CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_31_PULLUP {disabled} \ |
CONFIG.PCW_MIO_31_SLEW {fast} \ |
CONFIG.PCW_MIO_32_DIRECTION {inout} \ |
CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_32_PULLUP {disabled} \ |
CONFIG.PCW_MIO_32_SLEW {fast} \ |
CONFIG.PCW_MIO_33_DIRECTION {inout} \ |
CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_33_PULLUP {disabled} \ |
CONFIG.PCW_MIO_33_SLEW {fast} \ |
CONFIG.PCW_MIO_34_DIRECTION {inout} \ |
CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_34_PULLUP {disabled} \ |
CONFIG.PCW_MIO_34_SLEW {fast} \ |
CONFIG.PCW_MIO_35_DIRECTION {inout} \ |
CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_35_PULLUP {disabled} \ |
CONFIG.PCW_MIO_35_SLEW {fast} \ |
CONFIG.PCW_MIO_36_DIRECTION {inout} \ |
CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_36_PULLUP {disabled} \ |
CONFIG.PCW_MIO_36_SLEW {fast} \ |
CONFIG.PCW_MIO_37_DIRECTION {inout} \ |
CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_37_PULLUP {disabled} \ |
CONFIG.PCW_MIO_37_SLEW {fast} \ |
CONFIG.PCW_MIO_38_DIRECTION {inout} \ |
CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_38_PULLUP {disabled} \ |
CONFIG.PCW_MIO_38_SLEW {fast} \ |
CONFIG.PCW_MIO_39_DIRECTION {inout} \ |
CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_39_PULLUP {disabled} \ |
CONFIG.PCW_MIO_39_SLEW {fast} \ |
CONFIG.PCW_MIO_3_DIRECTION {inout} \ |
CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_3_PULLUP {disabled} \ |
CONFIG.PCW_MIO_3_SLEW {fast} \ |
CONFIG.PCW_MIO_40_DIRECTION {inout} \ |
CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_40_PULLUP {disabled} \ |
CONFIG.PCW_MIO_40_SLEW {fast} \ |
CONFIG.PCW_MIO_41_DIRECTION {inout} \ |
CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_41_PULLUP {disabled} \ |
CONFIG.PCW_MIO_41_SLEW {fast} \ |
CONFIG.PCW_MIO_42_DIRECTION {inout} \ |
CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_42_PULLUP {disabled} \ |
CONFIG.PCW_MIO_42_SLEW {fast} \ |
CONFIG.PCW_MIO_43_DIRECTION {inout} \ |
CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_43_PULLUP {disabled} \ |
CONFIG.PCW_MIO_43_SLEW {fast} \ |
CONFIG.PCW_MIO_44_DIRECTION {inout} \ |
CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_44_PULLUP {disabled} \ |
CONFIG.PCW_MIO_44_SLEW {fast} \ |
CONFIG.PCW_MIO_45_DIRECTION {inout} \ |
CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_45_PULLUP {disabled} \ |
CONFIG.PCW_MIO_45_SLEW {fast} \ |
CONFIG.PCW_MIO_46_DIRECTION {in} \ |
CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_46_PULLUP {disabled} \ |
CONFIG.PCW_MIO_46_SLEW {slow} \ |
CONFIG.PCW_MIO_47_DIRECTION {in} \ |
CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_47_PULLUP {disabled} \ |
CONFIG.PCW_MIO_47_SLEW {slow} \ |
CONFIG.PCW_MIO_48_DIRECTION {out} \ |
CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_48_PULLUP {disabled} \ |
CONFIG.PCW_MIO_48_SLEW {slow} \ |
CONFIG.PCW_MIO_49_DIRECTION {in} \ |
CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_49_PULLUP {disabled} \ |
CONFIG.PCW_MIO_49_SLEW {slow} \ |
CONFIG.PCW_MIO_4_DIRECTION {inout} \ |
CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_4_PULLUP {disabled} \ |
CONFIG.PCW_MIO_4_SLEW {fast} \ |
CONFIG.PCW_MIO_50_DIRECTION {inout} \ |
CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_50_PULLUP {disabled} \ |
CONFIG.PCW_MIO_50_SLEW {slow} \ |
CONFIG.PCW_MIO_51_DIRECTION {inout} \ |
CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_51_PULLUP {disabled} \ |
CONFIG.PCW_MIO_51_SLEW {slow} \ |
CONFIG.PCW_MIO_52_DIRECTION {inout} \ |
CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_52_PULLUP {disabled} \ |
CONFIG.PCW_MIO_52_SLEW {slow} \ |
CONFIG.PCW_MIO_53_DIRECTION {inout} \ |
CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_53_PULLUP {disabled} \ |
CONFIG.PCW_MIO_53_SLEW {slow} \ |
CONFIG.PCW_MIO_5_DIRECTION {inout} \ |
CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_5_PULLUP {disabled} \ |
CONFIG.PCW_MIO_5_SLEW {fast} \ |
CONFIG.PCW_MIO_6_DIRECTION {out} \ |
CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_6_PULLUP {disabled} \ |
CONFIG.PCW_MIO_6_SLEW {fast} \ |
CONFIG.PCW_MIO_7_DIRECTION {out} \ |
CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_7_PULLUP {disabled} \ |
CONFIG.PCW_MIO_7_SLEW {slow} \ |
CONFIG.PCW_MIO_8_DIRECTION {out} \ |
CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_8_PULLUP {disabled} \ |
CONFIG.PCW_MIO_8_SLEW {fast} \ |
CONFIG.PCW_MIO_9_DIRECTION {inout} \ |
CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_9_PULLUP {disabled} \ |
CONFIG.PCW_MIO_9_SLEW {slow} \ |
CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO} \ |
CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]} \ |
CONFIG.PCW_NAND_CYCLES_T_AR {1} \ |
CONFIG.PCW_NAND_CYCLES_T_CLR {1} \ |
CONFIG.PCW_NAND_CYCLES_T_RC {2} \ |
CONFIG.PCW_NAND_CYCLES_T_REA {1} \ |
CONFIG.PCW_NAND_CYCLES_T_RR {1} \ |
CONFIG.PCW_NAND_CYCLES_T_WC {2} \ |
CONFIG.PCW_NAND_CYCLES_T_WP {1} \ |
CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \ |
CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \ |
CONFIG.PCW_NAND_NAND_IO {<Select>} \ |
CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_NOR_CS0_T_CEOE {1} \ |
CONFIG.PCW_NOR_CS0_T_PC {1} \ |
CONFIG.PCW_NOR_CS0_T_RC {2} \ |
CONFIG.PCW_NOR_CS0_T_TR {1} \ |
CONFIG.PCW_NOR_CS0_T_WC {2} \ |
CONFIG.PCW_NOR_CS0_T_WP {1} \ |
CONFIG.PCW_NOR_CS0_WE_TIME {0} \ |
CONFIG.PCW_NOR_CS1_T_CEOE {1} \ |
CONFIG.PCW_NOR_CS1_T_PC {1} \ |
CONFIG.PCW_NOR_CS1_T_RC {2} \ |
CONFIG.PCW_NOR_CS1_T_TR {1} \ |
CONFIG.PCW_NOR_CS1_T_WC {2} \ |
CONFIG.PCW_NOR_CS1_T_WP {1} \ |
CONFIG.PCW_NOR_CS1_WE_TIME {0} \ |
CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \ |
CONFIG.PCW_NOR_NOR_IO {<Select>} \ |
CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \ |
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {8} \ |
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \ |
CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \ |
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \ |
CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \ |
CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \ |
CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \ |
CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \ |
CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \ |
CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \ |
CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \ |
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {8} \ |
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \ |
CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \ |
CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \ |
CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \ |
CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \ |
CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \ |
CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \ |
CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \ |
CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \ |
CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \ |
CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \ |
CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \ |
CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \ |
CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \ |
CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_SD1_SD1_IO {<Select>} \ |
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {32} \ |
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \ |
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \ |
CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \ |
CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \ |
CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \ |
CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \ |
CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \ |
CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \ |
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_SPI0_SPI0_IO {<Select>} \ |
CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \ |
CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \ |
CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \ |
CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \ |
CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \ |
CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \ |
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_SPI1_SPI1_IO {<Select>} \ |
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \ |
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \ |
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \ |
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \ |
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \ |
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \ |
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \ |
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \ |
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_TRACE_TRACE_IO {<Select>} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_TTC0_TTC0_IO {EMIO} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_TTC1_TTC1_IO {<Select>} \ |
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_UART0_BAUD_RATE {115200} \ |
CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \ |
CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \ |
CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_UART0_UART0_IO {<Select>} \ |
CONFIG.PCW_UART1_BAUD_RATE {115200} \ |
CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \ |
CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \ |
CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \ |
CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {32} \ |
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_UART_PERIPHERAL_VALID {1} \ |
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \ |
CONFIG.PCW_UIPARAM_DDR_AL {0} \ |
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \ |
CONFIG.PCW_UIPARAM_DDR_BL {8} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \ |
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \ |
CONFIG.PCW_UIPARAM_DDR_CL {7} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \ |
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \ |
CONFIG.PCW_UIPARAM_DDR_CWL {6} \ |
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.061} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \ |
CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \ |
CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \ |
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \ |
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \ |
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \ |
CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \ |
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \ |
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \ |
CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \ |
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \ |
CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \ |
CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \ |
CONFIG.PCW_UIPARAM_DDR_T_RP {7} \ |
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \ |
CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \ |
CONFIG.PCW_USB0_RESET_ENABLE {0} \ |
CONFIG.PCW_USB0_RESET_IO {<Select>} \ |
CONFIG.PCW_USB0_USB0_IO {<Select>} \ |
CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \ |
CONFIG.PCW_USB1_RESET_ENABLE {0} \ |
CONFIG.PCW_USB1_RESET_IO {<Select>} \ |
CONFIG.PCW_USB1_USB1_IO {<Select>} \ |
CONFIG.PCW_USB_RESET_ENABLE {1} \ |
CONFIG.PCW_USB_RESET_POLARITY {Active Low} \ |
CONFIG.PCW_USB_RESET_SELECT {<Select>} \ |
CONFIG.PCW_USE_CROSS_TRIGGER {0} \ |
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_WDT_WDT_IO {<Select>} \ |
CONFIG.preset {ZedBoard} \ |
] $processing_system7_0 |
|
# Need to retain value_src of defaults |
set_property -dict [ list \ |
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_APU_CLK_RATIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ARMPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_CAN0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_GRP_CLK_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_CAN1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_GRP_CLK_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK0_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK1_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK2_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK3_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDRPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT0_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT1_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT2_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT3_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_RAM_HIGHADDR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_ENET0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_ENET1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET_RESET_POLARITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET_RESET_SELECT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_4K_TIMER.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_EMIO_TTC0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_PTP_ENET0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_QSPI.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_SDIO0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_TTC0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_UART1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK_CLK0_BUF.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA_FCLK0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_MIO_GPIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_GRP_INT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_I2C0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_GRP_INT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_I2C1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_RESET_POLARITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_RESET_SELECT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_IOPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_IO_IO_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_TREE_PERIPHERALS.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_TREE_SIGNALS.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_AR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_CLR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_REA.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_RR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_GRP_D8_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_GRP_D8_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_NAND_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_A25_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_A25_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_NOR_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PERIPHERAL_BOARD_PRESET.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PJTAG_PJTAG_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PLL_BYPASSMODE_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PRESET_BANK0_VOLTAGE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PRESET_BANK1_VOLTAGE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_IO1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_IO1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_QSPI_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_CD_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_POW_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_WP_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_SD0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_CD_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_POW_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_WP_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_SD1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS2_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_SPI0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS2_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_SPI1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_16BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_2BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_32BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_4BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_8BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_INTERNAL_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_TRACE_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_TTC0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_TTC1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_BAUD_RATE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_GRP_FULL_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_UART0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_BAUD_RATE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_GRP_FULL_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_UART1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_AL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CWL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ECC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_PARTNO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_FAW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RCD.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_USB0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_USB1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB_RESET_POLARITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB_RESET_SELECT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USE_CROSS_TRIGGER.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_WDT_IO.VALUE_SRC {DEFAULT} \ |
] $processing_system7_0 |
|
# Create interface connections |
connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports M00_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI] |
connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR] |
connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO] |
connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0] |
|
# Create port connections |
connect_bd_net -net ARESETN_1 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn] |
connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] |
connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] |
connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] |
|
# Create address segments |
create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M00_AXI/Reg] SEG_M00_AXI_Reg |
|
# Perform GUI Layout |
regenerate_bd_layout -layout_string { |
guistr: "# # String gsaved with Nlview 6.5.12 2016-01-29 bk=1.3547 VDI=39 GEI=35 GUI=JA:1.6 |
# -string -flagsOSRD |
preplace port DDR -pg 1 -y 20 -defaultsOSRD |
preplace port FIXED_IO -pg 1 -y 60 -defaultsOSRD |
preplace port FCLK_CLK0 -pg 1 -y 40 -defaultsOSRD |
preplace port M00_AXI -pg 1 -y 80 -defaultsOSRD |
preplace portBus peripheral_aresetn -pg 1 -y 100 -defaultsOSRD |
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 340 -defaultsOSRD |
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -y 120 -defaultsOSRD |
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 580 -defaultsOSRD |
preplace netloc processing_system7_0_DDR 1 1 1 450 |
preplace netloc processing_system7_0_M_AXI_GP0 1 0 2 20 450 430 |
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 50 440 440 |
preplace netloc ARESETN_1 1 0 2 40 250 430 |
preplace netloc processing_system7_0_FIXED_IO 1 1 1 480 |
preplace netloc axi_interconnect_0_M00_AXI 1 1 1 460 |
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 2 50 240 490 |
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 30 430 470 |
levelinfo -pg 1 0 240 510 -top 0 -bot 700 |
", |
} |
|
# Restore current instance |
current_bd_instance $oldCurInst |
|
save_bd_design |
} |
# End of create_root_design() |
|
|
################################################################## |
# MAIN FLOW |
################################################################## |
|
create_root_design "" |
|
|
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/.cproject
0,0 → 1,170
<?xml version="1.0" encoding="UTF-8" standalone="no"?> |
<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage"> |
<storageModule moduleId="org.eclipse.cdt.core.settings"> |
<cconfiguration id="xilinx.gnu.armv7.exe.debug.1196342747"> |
<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="xilinx.gnu.armv7.exe.debug.1196342747" moduleId="org.eclipse.cdt.core.settings" name="Debug"> |
<externalSettings/> |
<extensions> |
<extension id="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" point="org.eclipse.cdt.core.BinaryParser"/> |
<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
</extensions> |
</storageModule> |
<storageModule moduleId="cdtBuildSystem" version="4.0.0"> |
<configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.debug" cleanCommand="rm -rf" description="" id="xilinx.gnu.armv7.exe.debug.1196342747" name="Debug" parent="xilinx.gnu.armv7.exe.debug" prebuildStep="a9-linaro-pre-build-step"> |
<folderInfo id="xilinx.gnu.armv7.exe.debug.1196342747." name="/" resourcePath=""> |
<toolChain id="xilinx.gnu.armv7.exe.debug.toolchain.2020782919" name="Xilinx ARM v7 GNU Toolchain" superClass="xilinx.gnu.armv7.exe.debug.toolchain"> |
<targetPlatform binaryParser="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" id="xilinx.armv7.target.gnu.base.debug.402309274" isAbstract="false" name="Debug Platform" superClass="xilinx.armv7.target.gnu.base.debug"/> |
<builder buildPath="${workspace_loc:/cli}/Debug" enableAutoBuild="true" id="xilinx.gnu.armv7.toolchain.builder.debug.995972373" keepEnvironmentInBuildfile="false" managedBuildOn="true" name="GNU make" superClass="xilinx.gnu.armv7.toolchain.builder.debug"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.assembler.debug.888363912" name="ARM v7 gcc assembler" superClass="xilinx.gnu.armv7.c.toolchain.assembler.debug"> |
<inputType id="xilinx.gnu.assembler.input.565682541" superClass="xilinx.gnu.assembler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.c.toolchain.compiler.debug.63563142" name="ARM v7 gcc compiler" superClass="xilinx.gnu.armv7.c.toolchain.compiler.debug"> |
<option defaultValue="gnu.c.optimization.level.none" id="xilinx.gnu.compiler.option.optimization.level.897248720" name="Optimization Level" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.1855017245" name="Debug Level" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.max" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.1623404653" name="Software Platform Include Path" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"/> |
<option id="xilinx.gnu.compiler.misc.other.1931104246" name="Other flags" superClass="xilinx.gnu.compiler.misc.other" value="-c -fmessage-length=0 -MT"$@" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard" valueType="string"/> |
<option id="xilinx.gnu.compiler.dircategory.includes.458687870" superClass="xilinx.gnu.compiler.dircategory.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
<listOptionValue builtIn="false" value=""${workspace_loc:/cli/cli/cli}""/> |
<listOptionValue builtIn="false" value=""${workspace_loc:/cli/cli/util}""/> |
</option> |
<inputType id="xilinx.gnu.armv7.c.compiler.input.252560402" name="C source files" superClass="xilinx.gnu.armv7.c.compiler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.compiler.debug.1380310637" name="ARM v7 g++ compiler" superClass="xilinx.gnu.armv7.cxx.toolchain.compiler.debug"> |
<option defaultValue="gnu.c.optimization.level.none" id="xilinx.gnu.compiler.option.optimization.level.1890415144" name="Optimization Level" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.1309154055" name="Debug Level" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.max" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.2073903137" name="Software Platform Include Path" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
</tool> |
<tool id="xilinx.gnu.armv7.toolchain.archiver.1694812890" name="ARM v7 archiver" superClass="xilinx.gnu.armv7.toolchain.archiver"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.linker.debug.1770610301" name="ARM v7 gcc linker" superClass="xilinx.gnu.armv7.c.toolchain.linker.debug"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.1887499371" name="Software Platform Library Path" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.191256122" name="Software Platform Inferred Flags" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.161149949" name="Linker Script" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
<option id="xilinx.gnu.c.link.option.ldflags.445777997" name="Linker Flags" superClass="xilinx.gnu.c.link.option.ldflags" value=" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec" valueType="string"/> |
<inputType id="xilinx.gnu.linker.input.1235859469" superClass="xilinx.gnu.linker.input"> |
<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/> |
<additionalInput kind="additionalinput" paths="$(LIBS)"/> |
</inputType> |
<inputType id="xilinx.gnu.linker.input.lscript.819567052" name="Linker Script" superClass="xilinx.gnu.linker.input.lscript"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.linker.debug.1083662669" name="ARM v7 g++ linker" superClass="xilinx.gnu.armv7.cxx.toolchain.linker.debug"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.569404804" name="Software Platform Library Path" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.277543382" name="Software Platform Inferred Flags" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.1976145933" name="Linker Script" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
</tool> |
<tool id="xilinx.gnu.armv7.size.debug.198858553" name="ARM v7 Print Size" superClass="xilinx.gnu.armv7.size.debug"/> |
</toolChain> |
</folderInfo> |
<sourceEntries> |
<entry excluding="cli" flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name=""/> |
<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="cli"/> |
</sourceEntries> |
</configuration> |
</storageModule> |
<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/> |
</cconfiguration> |
<cconfiguration id="xilinx.gnu.armv7.exe.release.1261451153"> |
<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="xilinx.gnu.armv7.exe.release.1261451153" moduleId="org.eclipse.cdt.core.settings" name="Release"> |
<externalSettings/> |
<extensions> |
<extension id="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" point="org.eclipse.cdt.core.BinaryParser"/> |
<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
</extensions> |
</storageModule> |
<storageModule moduleId="cdtBuildSystem" version="4.0.0"> |
<configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.release" cleanCommand="rm -rf" description="" id="xilinx.gnu.armv7.exe.release.1261451153" name="Release" parent="xilinx.gnu.armv7.exe.release" prebuildStep="a9-linaro-pre-build-step"> |
<folderInfo id="xilinx.gnu.armv7.exe.release.1261451153." name="/" resourcePath=""> |
<toolChain id="xilinx.gnu.armv7.exe.release.toolchain.762483209" name="Xilinx ARM v7 GNU Toolchain" superClass="xilinx.gnu.armv7.exe.release.toolchain"> |
<targetPlatform binaryParser="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" id="xilinx.armv7.target.gnu.base.release.1887107009" isAbstract="false" name="Release Platform" superClass="xilinx.armv7.target.gnu.base.release"/> |
<builder buildPath="${workspace_loc:/cli}/Release" enableAutoBuild="true" id="xilinx.gnu.armv7.toolchain.builder.release.477439962" managedBuildOn="true" name="GNU make.Release" superClass="xilinx.gnu.armv7.toolchain.builder.release"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.assembler.release.1356232570" name="ARM v7 gcc assembler" superClass="xilinx.gnu.armv7.c.toolchain.assembler.release"> |
<inputType id="xilinx.gnu.assembler.input.377964237" superClass="xilinx.gnu.assembler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.c.toolchain.compiler.release.139204316" name="ARM v7 gcc compiler" superClass="xilinx.gnu.armv7.c.toolchain.compiler.release"> |
<option defaultValue="gnu.c.optimization.level.more" id="xilinx.gnu.compiler.option.optimization.level.578509478" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.1188064627" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.none" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.648281137" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
<option id="xilinx.gnu.compiler.misc.other.1303292386" superClass="xilinx.gnu.compiler.misc.other" value="-c -fmessage-length=0 -MT"$@" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard" valueType="string"/> |
<inputType id="xilinx.gnu.armv7.c.compiler.input.1671022136" name="C source files" superClass="xilinx.gnu.armv7.c.compiler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.compiler.release.51615974" name="ARM v7 g++ compiler" superClass="xilinx.gnu.armv7.cxx.toolchain.compiler.release"> |
<option defaultValue="gnu.c.optimization.level.more" id="xilinx.gnu.compiler.option.optimization.level.445740236" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.2001788187" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.none" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.892296232" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
</tool> |
<tool id="xilinx.gnu.armv7.toolchain.archiver.1478617517" name="ARM v7 archiver" superClass="xilinx.gnu.armv7.toolchain.archiver"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.linker.release.1924893305" name="ARM v7 gcc linker" superClass="xilinx.gnu.armv7.c.toolchain.linker.release"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.421260320" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.804757917" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.221881635" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
<option id="xilinx.gnu.c.link.option.ldflags.1412020199" superClass="xilinx.gnu.c.link.option.ldflags" value=" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec" valueType="string"/> |
<inputType id="xilinx.gnu.linker.input.64851841" superClass="xilinx.gnu.linker.input"> |
<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/> |
<additionalInput kind="additionalinput" paths="$(LIBS)"/> |
</inputType> |
<inputType id="xilinx.gnu.linker.input.lscript.1815699377" name="Linker Script" superClass="xilinx.gnu.linker.input.lscript"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.linker.release.398747411" name="ARM v7 g++ linker" superClass="xilinx.gnu.armv7.cxx.toolchain.linker.release"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.187946839" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.703546283" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.2024535581" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
</tool> |
<tool id="xilinx.gnu.armv7.size.release.1511821936" name="ARM v7 Print Size" superClass="xilinx.gnu.armv7.size.release"/> |
</toolChain> |
</folderInfo> |
</configuration> |
</storageModule> |
<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/> |
</cconfiguration> |
</storageModule> |
<storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/> |
<storageModule moduleId="cdtBuildSystem" version="4.0.0"> |
<project id="cli.xilinx.gnu.armv7.exe.260003876" name="Xilinx ARM v7 Executable" projectType="xilinx.gnu.armv7.exe"/> |
</storageModule> |
<storageModule moduleId="scannerConfiguration"> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.release.1261451153;xilinx.gnu.armv7.exe.release.1261451153.;xilinx.gnu.armv7.c.toolchain.compiler.release.139204316;xilinx.gnu.armv7.c.compiler.input.1671022136"> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.release.1261451153;xilinx.gnu.armv7.exe.release.1261451153."> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.debug.1196342747;xilinx.gnu.armv7.exe.debug.1196342747.;xilinx.gnu.armv7.c.toolchain.compiler.debug.63563142;xilinx.gnu.armv7.c.compiler.input.252560402"> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.debug.1196342747;xilinx.gnu.armv7.exe.debug.1196342747."> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
</storageModule> |
<storageModule moduleId="refreshScope"/> |
</cproject> |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/.project
0,0 → 1,33
<?xml version="1.0" encoding="UTF-8"?> |
<projectDescription> |
<name>cli</name> |
<comment>Created by SDK v2016.2. standalone_bsp_0 - ps7_cortexa9_0</comment> |
<projects> |
<project>standalone_bsp_0</project> |
</projects> |
<buildSpec> |
<buildCommand> |
<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name> |
<arguments> |
</arguments> |
</buildCommand> |
<buildCommand> |
<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name> |
<triggers>full,incremental,</triggers> |
<arguments> |
</arguments> |
</buildCommand> |
</buildSpec> |
<natures> |
<nature>org.eclipse.cdt.core.cnature</nature> |
<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature> |
<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature> |
</natures> |
<linkedResources> |
<link> |
<name>cli</name> |
<type>2</type> |
<locationURI>$%7BPARENT-5-PROJECT_LOC%7D/cli</locationURI> |
</link> |
</linkedResources> |
</projectDescription> |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/README.txt
0,0 → 1,33
Empty application. Add your own sources. |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/Xilinx.spec
0,0 → 1,2
*startfile: |
crti%O%s crtbegin%O%s |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/lscript.ld
0,0 → 1,288
/*******************************************************************/ |
/* */ |
/* This file is automatically generated by linker script generator.*/ |
/* */ |
/* Version: */ |
/* */ |
/* Copyright (c) 2010-2016 Xilinx, Inc. All rights reserved. */ |
/* */ |
/* Description : Cortex-A9 Linker Script */ |
/* */ |
/*******************************************************************/ |
|
_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0x2000; |
_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x2000; |
|
_ABORT_STACK_SIZE = DEFINED(_ABORT_STACK_SIZE) ? _ABORT_STACK_SIZE : 1024; |
_SUPERVISOR_STACK_SIZE = DEFINED(_SUPERVISOR_STACK_SIZE) ? _SUPERVISOR_STACK_SIZE : 2048; |
_IRQ_STACK_SIZE = DEFINED(_IRQ_STACK_SIZE) ? _IRQ_STACK_SIZE : 1024; |
_FIQ_STACK_SIZE = DEFINED(_FIQ_STACK_SIZE) ? _FIQ_STACK_SIZE : 1024; |
_UNDEF_STACK_SIZE = DEFINED(_UNDEF_STACK_SIZE) ? _UNDEF_STACK_SIZE : 1024; |
|
/* Define Memories in the system */ |
|
MEMORY |
{ |
ps7_ddr_0_S_AXI_BASEADDR : ORIGIN = 0x100000, LENGTH = 0x1FF00000 |
ps7_qspi_linear_0_S_AXI_BASEADDR : ORIGIN = 0xFC000000, LENGTH = 0x1000000 |
ps7_ram_0_S_AXI_BASEADDR : ORIGIN = 0x0, LENGTH = 0x30000 |
ps7_ram_1_S_AXI_BASEADDR : ORIGIN = 0xFFFF0000, LENGTH = 0xFE00 |
} |
|
/* Specify the default entry point to the program */ |
|
ENTRY(_vector_table) |
|
/* Define the sections, and where they are mapped in memory */ |
|
SECTIONS |
{ |
.text : { |
KEEP (*(.vectors)) |
*(.boot) |
*(.text) |
*(.text.*) |
*(.gnu.linkonce.t.*) |
*(.plt) |
*(.gnu_warning) |
*(.gcc_execpt_table) |
*(.glue_7) |
*(.glue_7t) |
*(.vfp11_veneer) |
*(.ARM.extab) |
*(.gnu.linkonce.armextab.*) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.init : { |
KEEP (*(.init)) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.fini : { |
KEEP (*(.fini)) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.rodata : { |
__rodata_start = .; |
*(.rodata) |
*(.rodata.*) |
*(.gnu.linkonce.r.*) |
__rodata_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.rodata1 : { |
__rodata1_start = .; |
*(.rodata1) |
*(.rodata1.*) |
__rodata1_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sdata2 : { |
__sdata2_start = .; |
*(.sdata2) |
*(.sdata2.*) |
*(.gnu.linkonce.s2.*) |
__sdata2_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sbss2 : { |
__sbss2_start = .; |
*(.sbss2) |
*(.sbss2.*) |
*(.gnu.linkonce.sb2.*) |
__sbss2_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.data : { |
__data_start = .; |
*(.data) |
*(.data.*) |
*(.gnu.linkonce.d.*) |
*(.jcr) |
*(.got) |
*(.got.plt) |
__data_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.data1 : { |
__data1_start = .; |
*(.data1) |
*(.data1.*) |
__data1_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.got : { |
*(.got) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.ctors : { |
__CTOR_LIST__ = .; |
___CTORS_LIST___ = .; |
KEEP (*crtbegin.o(.ctors)) |
KEEP (*(EXCLUDE_FILE(*crtend.o) .ctors)) |
KEEP (*(SORT(.ctors.*))) |
KEEP (*(.ctors)) |
__CTOR_END__ = .; |
___CTORS_END___ = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.dtors : { |
__DTOR_LIST__ = .; |
___DTORS_LIST___ = .; |
KEEP (*crtbegin.o(.dtors)) |
KEEP (*(EXCLUDE_FILE(*crtend.o) .dtors)) |
KEEP (*(SORT(.dtors.*))) |
KEEP (*(.dtors)) |
__DTOR_END__ = .; |
___DTORS_END___ = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.fixup : { |
__fixup_start = .; |
*(.fixup) |
__fixup_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.eh_frame : { |
*(.eh_frame) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.eh_framehdr : { |
__eh_framehdr_start = .; |
*(.eh_framehdr) |
__eh_framehdr_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.gcc_except_table : { |
*(.gcc_except_table) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.mmu_tbl (ALIGN(16384)) : { |
__mmu_tbl_start = .; |
*(.mmu_tbl) |
__mmu_tbl_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.ARM.exidx : { |
__exidx_start = .; |
*(.ARM.exidx*) |
*(.gnu.linkonce.armexidix.*.*) |
__exidx_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.preinit_array : { |
__preinit_array_start = .; |
KEEP (*(SORT(.preinit_array.*))) |
KEEP (*(.preinit_array)) |
__preinit_array_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.init_array : { |
__init_array_start = .; |
KEEP (*(SORT(.init_array.*))) |
KEEP (*(.init_array)) |
__init_array_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.fini_array : { |
__fini_array_start = .; |
KEEP (*(SORT(.fini_array.*))) |
KEEP (*(.fini_array)) |
__fini_array_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.ARM.attributes : { |
__ARM.attributes_start = .; |
*(.ARM.attributes) |
__ARM.attributes_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sdata : { |
__sdata_start = .; |
*(.sdata) |
*(.sdata.*) |
*(.gnu.linkonce.s.*) |
__sdata_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sbss (NOLOAD) : { |
__sbss_start = .; |
*(.sbss) |
*(.sbss.*) |
*(.gnu.linkonce.sb.*) |
__sbss_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.tdata : { |
__tdata_start = .; |
*(.tdata) |
*(.tdata.*) |
*(.gnu.linkonce.td.*) |
__tdata_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.tbss : { |
__tbss_start = .; |
*(.tbss) |
*(.tbss.*) |
*(.gnu.linkonce.tb.*) |
__tbss_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.bss (NOLOAD) : { |
__bss_start = .; |
*(.bss) |
*(.bss.*) |
*(.gnu.linkonce.b.*) |
*(COMMON) |
__bss_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
_SDA_BASE_ = __sdata_start + ((__sbss_end - __sdata_start) / 2 ); |
|
_SDA2_BASE_ = __sdata2_start + ((__sbss2_end - __sdata2_start) / 2 ); |
|
/* Generate Stack and Heap definitions */ |
|
.heap (NOLOAD) : { |
. = ALIGN(16); |
_heap = .; |
HeapBase = .; |
_heap_start = .; |
. += _HEAP_SIZE; |
_heap_end = .; |
HeapLimit = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.stack (NOLOAD) : { |
. = ALIGN(16); |
_stack_end = .; |
. += _STACK_SIZE; |
. = ALIGN(16); |
_stack = .; |
__stack = _stack; |
. = ALIGN(16); |
_irq_stack_end = .; |
. += _IRQ_STACK_SIZE; |
. = ALIGN(16); |
__irq_stack = .; |
_supervisor_stack_end = .; |
. += _SUPERVISOR_STACK_SIZE; |
. = ALIGN(16); |
__supervisor_stack = .; |
_abort_stack_end = .; |
. += _ABORT_STACK_SIZE; |
. = ALIGN(16); |
__abort_stack = .; |
_fiq_stack_end = .; |
. += _FIQ_STACK_SIZE; |
. = ALIGN(16); |
__fiq_stack = .; |
_undef_stack_end = .; |
. += _UNDEF_STACK_SIZE; |
. = ALIGN(16); |
__undef_stack = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
_end = .; |
} |
|
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/main.c
0,0 → 1,19
/*-----------------------------------------------------------*/ |
|
#include <stdio.h> |
#include "platform.h" |
#include "xil_printf.h" |
#include "sys_cmd.h" |
|
|
int main() |
{ |
init_platform(); |
|
print("Hello World\n\r"); |
|
sys_cli_task(); |
|
cleanup_platform(); |
return 0; |
} |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/platform.c
0,0 → 1,105
/****************************************************************************** |
* |
* Copyright (C) 2010 - 2015 Xilinx, Inc. All rights reserved. |
* |
* Permission is hereby granted, free of charge, to any person obtaining a copy |
* of this software and associated documentation files (the "Software"), to deal |
* in the Software without restriction, including without limitation the rights |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
* copies of the Software, and to permit persons to whom the Software is |
* furnished to do so, subject to the following conditions: |
* |
* The above copyright notice and this permission notice shall be included in |
* all copies or substantial portions of the Software. |
* |
* Use of the Software is limited solely to applications: |
* (a) running on a Xilinx device, or |
* (b) that interact with a Xilinx device through a bus or interconnect. |
* |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF |
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
* SOFTWARE. |
* |
* Except as contained in this notice, the name of the Xilinx shall not be used |
* in advertising or otherwise to promote the sale, use or other dealings in |
* this Software without prior written authorization from Xilinx. |
* |
******************************************************************************/ |
|
#include "xparameters.h" |
#include "xil_cache.h" |
|
#include "platform_config.h" |
|
/* |
* Uncomment one of the following two lines, depending on the target, |
* if ps7/psu init source files are added in the source directory for |
* compiling example outside of SDK. |
*/ |
/*#include "ps7_init.h"*/ |
/*#include "psu_init.h"*/ |
|
#ifdef STDOUT_IS_16550 |
#include "xuartns550_l.h" |
|
#define UART_BAUD 9600 |
#endif |
|
void |
enable_caches() |
{ |
#ifdef __PPC__ |
Xil_ICacheEnableRegion(CACHEABLE_REGION_MASK); |
Xil_DCacheEnableRegion(CACHEABLE_REGION_MASK); |
#elif __MICROBLAZE__ |
#ifdef XPAR_MICROBLAZE_USE_ICACHE |
Xil_ICacheEnable(); |
#endif |
#ifdef XPAR_MICROBLAZE_USE_DCACHE |
Xil_DCacheEnable(); |
#endif |
#endif |
} |
|
void |
disable_caches() |
{ |
Xil_DCacheDisable(); |
Xil_ICacheDisable(); |
} |
|
void |
init_uart() |
{ |
#ifdef STDOUT_IS_16550 |
XUartNs550_SetBaud(STDOUT_BASEADDR, XPAR_XUARTNS550_CLOCK_HZ, UART_BAUD); |
XUartNs550_SetLineControlReg(STDOUT_BASEADDR, XUN_LCR_8_DATA_BITS); |
#endif |
/* Bootrom/BSP configures PS7/PSU UART to 115200 bps */ |
} |
|
void |
init_platform() |
{ |
/* |
* If you want to run this example outside of SDK, |
* uncomment one of the following two lines and also #include "ps7_init.h" |
* or #include "ps7_init.h" at the top, depending on the target. |
* Make sure that the ps7/psu_init.c and ps7/psu_init.h files are included |
* along with this example source files for compilation. |
*/ |
/* ps7_init();*/ |
/* psu_init();*/ |
enable_caches(); |
init_uart(); |
} |
|
void |
cleanup_platform() |
{ |
disable_caches(); |
} |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/platform.h
0,0 → 1,41
/****************************************************************************** |
* |
* Copyright (C) 2008 - 2014 Xilinx, Inc. All rights reserved. |
* |
* Permission is hereby granted, free of charge, to any person obtaining a copy |
* of this software and associated documentation files (the "Software"), to deal |
* in the Software without restriction, including without limitation the rights |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
* copies of the Software, and to permit persons to whom the Software is |
* furnished to do so, subject to the following conditions: |
* |
* The above copyright notice and this permission notice shall be included in |
* all copies or substantial portions of the Software. |
* |
* Use of the Software is limited solely to applications: |
* (a) running on a Xilinx device, or |
* (b) that interact with a Xilinx device through a bus or interconnect. |
* |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF |
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
* SOFTWARE. |
* |
* Except as contained in this notice, the name of the Xilinx shall not be used |
* in advertising or otherwise to promote the sale, use or other dealings in |
* this Software without prior written authorization from Xilinx. |
* |
******************************************************************************/ |
|
#ifndef __PLATFORM_H_ |
#define __PLATFORM_H_ |
|
#include "platform_config.h" |
|
void init_platform(); |
void cleanup_platform(); |
|
#endif |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/cli/src/platform_config.h
0,0 → 1,6
#ifndef __PLATFORM_CONFIG_H_ |
#define __PLATFORM_CONFIG_H_ |
|
#define STDOUT_IS_PS7_UART |
#define UART_DEVICE_ID 0 |
#endif |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/.cproject
0,0 → 1,162
<?xml version="1.0" encoding="UTF-8" standalone="no"?> |
<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage"> |
<storageModule moduleId="org.eclipse.cdt.core.settings"> |
<cconfiguration id="xilinx.gnu.armv7.exe.debug.2122422175"> |
<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="xilinx.gnu.armv7.exe.debug.2122422175" moduleId="org.eclipse.cdt.core.settings" name="Debug"> |
<externalSettings/> |
<extensions> |
<extension id="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" point="org.eclipse.cdt.core.BinaryParser"/> |
<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
</extensions> |
</storageModule> |
<storageModule moduleId="cdtBuildSystem" version="4.0.0"> |
<configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.debug" cleanCommand="rm -rf" description="" id="xilinx.gnu.armv7.exe.debug.2122422175" name="Debug" parent="xilinx.gnu.armv7.exe.debug" prebuildStep="a9-linaro-pre-build-step"> |
<folderInfo id="xilinx.gnu.armv7.exe.debug.2122422175." name="/" resourcePath=""> |
<toolChain id="xilinx.gnu.armv7.exe.debug.toolchain.1386365517" name="Xilinx ARM v7 GNU Toolchain" superClass="xilinx.gnu.armv7.exe.debug.toolchain"> |
<targetPlatform binaryParser="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" id="xilinx.armv7.target.gnu.base.debug.1583714471" isAbstract="false" name="Debug Platform" superClass="xilinx.armv7.target.gnu.base.debug"/> |
<builder buildPath="${workspace_loc:/hello}/Debug" enableAutoBuild="true" id="xilinx.gnu.armv7.toolchain.builder.debug.715754093" managedBuildOn="true" name="GNU make.Debug" superClass="xilinx.gnu.armv7.toolchain.builder.debug"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.assembler.debug.1966261485" name="ARM v7 gcc assembler" superClass="xilinx.gnu.armv7.c.toolchain.assembler.debug"> |
<inputType id="xilinx.gnu.assembler.input.1044531522" superClass="xilinx.gnu.assembler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.c.toolchain.compiler.debug.889118636" name="ARM v7 gcc compiler" superClass="xilinx.gnu.armv7.c.toolchain.compiler.debug"> |
<option defaultValue="gnu.c.optimization.level.none" id="xilinx.gnu.compiler.option.optimization.level.1481238675" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.1562930236" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.max" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.1418384274" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
<option id="xilinx.gnu.compiler.misc.other.1629196448" superClass="xilinx.gnu.compiler.misc.other" value="-c -fmessage-length=0 -MT"$@" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard" valueType="string"/> |
<inputType id="xilinx.gnu.armv7.c.compiler.input.1962599900" name="C source files" superClass="xilinx.gnu.armv7.c.compiler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.compiler.debug.124754093" name="ARM v7 g++ compiler" superClass="xilinx.gnu.armv7.cxx.toolchain.compiler.debug"> |
<option defaultValue="gnu.c.optimization.level.none" id="xilinx.gnu.compiler.option.optimization.level.1676164779" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.872729941" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.max" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.1003526998" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
</tool> |
<tool id="xilinx.gnu.armv7.toolchain.archiver.769757372" name="ARM v7 archiver" superClass="xilinx.gnu.armv7.toolchain.archiver"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.linker.debug.228368694" name="ARM v7 gcc linker" superClass="xilinx.gnu.armv7.c.toolchain.linker.debug"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.1166715106" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.809070766" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.1076250165" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
<option id="xilinx.gnu.c.link.option.ldflags.185225497" superClass="xilinx.gnu.c.link.option.ldflags" value=" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec" valueType="string"/> |
<inputType id="xilinx.gnu.linker.input.136585290" superClass="xilinx.gnu.linker.input"> |
<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/> |
<additionalInput kind="additionalinput" paths="$(LIBS)"/> |
</inputType> |
<inputType id="xilinx.gnu.linker.input.lscript.1431900736" name="Linker Script" superClass="xilinx.gnu.linker.input.lscript"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.linker.debug.2058662768" name="ARM v7 g++ linker" superClass="xilinx.gnu.armv7.cxx.toolchain.linker.debug"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.605544986" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.287721062" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.2079031958" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
</tool> |
<tool id="xilinx.gnu.armv7.size.debug.1031090528" name="ARM v7 Print Size" superClass="xilinx.gnu.armv7.size.debug"/> |
</toolChain> |
</folderInfo> |
</configuration> |
</storageModule> |
<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/> |
</cconfiguration> |
<cconfiguration id="xilinx.gnu.armv7.exe.release.483592912"> |
<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="xilinx.gnu.armv7.exe.release.483592912" moduleId="org.eclipse.cdt.core.settings" name="Release"> |
<externalSettings/> |
<extensions> |
<extension id="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" point="org.eclipse.cdt.core.BinaryParser"/> |
<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/> |
<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/> |
</extensions> |
</storageModule> |
<storageModule moduleId="cdtBuildSystem" version="4.0.0"> |
<configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.release" cleanCommand="rm -rf" description="" id="xilinx.gnu.armv7.exe.release.483592912" name="Release" parent="xilinx.gnu.armv7.exe.release" prebuildStep="a9-linaro-pre-build-step"> |
<folderInfo id="xilinx.gnu.armv7.exe.release.483592912." name="/" resourcePath=""> |
<toolChain id="xilinx.gnu.armv7.exe.release.toolchain.867789705" name="Xilinx ARM v7 GNU Toolchain" superClass="xilinx.gnu.armv7.exe.release.toolchain"> |
<targetPlatform binaryParser="com.xilinx.sdk.managedbuilder.XELF.arm.a53.x32" id="xilinx.armv7.target.gnu.base.release.64778980" isAbstract="false" name="Release Platform" superClass="xilinx.armv7.target.gnu.base.release"/> |
<builder buildPath="${workspace_loc:/hello}/Release" enableAutoBuild="true" id="xilinx.gnu.armv7.toolchain.builder.release.1816142848" managedBuildOn="true" name="GNU make.Release" superClass="xilinx.gnu.armv7.toolchain.builder.release"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.assembler.release.1776232322" name="ARM v7 gcc assembler" superClass="xilinx.gnu.armv7.c.toolchain.assembler.release"> |
<inputType id="xilinx.gnu.assembler.input.1109595698" superClass="xilinx.gnu.assembler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.c.toolchain.compiler.release.1954402582" name="ARM v7 gcc compiler" superClass="xilinx.gnu.armv7.c.toolchain.compiler.release"> |
<option defaultValue="gnu.c.optimization.level.more" id="xilinx.gnu.compiler.option.optimization.level.19239908" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.1909893850" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.none" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.278600039" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
<option id="xilinx.gnu.compiler.misc.other.326319370" superClass="xilinx.gnu.compiler.misc.other" value="-c -fmessage-length=0 -MT"$@" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard" valueType="string"/> |
<inputType id="xilinx.gnu.armv7.c.compiler.input.429381080" name="C source files" superClass="xilinx.gnu.armv7.c.compiler.input"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.compiler.release.1979815360" name="ARM v7 g++ compiler" superClass="xilinx.gnu.armv7.cxx.toolchain.compiler.release"> |
<option defaultValue="gnu.c.optimization.level.more" id="xilinx.gnu.compiler.option.optimization.level.1416431785" superClass="xilinx.gnu.compiler.option.optimization.level" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.option.debugging.level.1380505540" superClass="xilinx.gnu.compiler.option.debugging.level" value="gnu.c.debugging.level.none" valueType="enumerated"/> |
<option id="xilinx.gnu.compiler.inferred.swplatform.includes.1154212159" superClass="xilinx.gnu.compiler.inferred.swplatform.includes" valueType="includePath"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/include"/> |
</option> |
</tool> |
<tool id="xilinx.gnu.armv7.toolchain.archiver.1355313616" name="ARM v7 archiver" superClass="xilinx.gnu.armv7.toolchain.archiver"/> |
<tool id="xilinx.gnu.armv7.c.toolchain.linker.release.987459220" name="ARM v7 gcc linker" superClass="xilinx.gnu.armv7.c.toolchain.linker.release"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.1731121884" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.1116294867" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.1277598197" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
<option id="xilinx.gnu.c.link.option.ldflags.1210536095" superClass="xilinx.gnu.c.link.option.ldflags" value=" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec" valueType="string"/> |
<inputType id="xilinx.gnu.linker.input.1085573571" superClass="xilinx.gnu.linker.input"> |
<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/> |
<additionalInput kind="additionalinput" paths="$(LIBS)"/> |
</inputType> |
<inputType id="xilinx.gnu.linker.input.lscript.398951817" name="Linker Script" superClass="xilinx.gnu.linker.input.lscript"/> |
</tool> |
<tool id="xilinx.gnu.armv7.cxx.toolchain.linker.release.1339787785" name="ARM v7 g++ linker" superClass="xilinx.gnu.armv7.cxx.toolchain.linker.release"> |
<option id="xilinx.gnu.linker.inferred.swplatform.lpath.1126397467" superClass="xilinx.gnu.linker.inferred.swplatform.lpath" valueType="libPaths"> |
<listOptionValue builtIn="false" value="../../standalone_bsp_0/ps7_cortexa9_0/lib"/> |
</option> |
<option id="xilinx.gnu.linker.inferred.swplatform.flags.147069812" superClass="xilinx.gnu.linker.inferred.swplatform.flags" valueType="libs"> |
<listOptionValue builtIn="false" value="-Wl,--start-group,-lxil,-lgcc,-lc,--end-group"/> |
</option> |
<option id="xilinx.gnu.c.linker.option.lscript.2026054809" superClass="xilinx.gnu.c.linker.option.lscript" value="../src/lscript.ld" valueType="string"/> |
</tool> |
<tool id="xilinx.gnu.armv7.size.release.913998046" name="ARM v7 Print Size" superClass="xilinx.gnu.armv7.size.release"/> |
</toolChain> |
</folderInfo> |
</configuration> |
</storageModule> |
<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/> |
</cconfiguration> |
</storageModule> |
<storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/> |
<storageModule moduleId="cdtBuildSystem" version="4.0.0"> |
<project id="hello.xilinx.gnu.armv7.exe.2112357880" name="Xilinx ARM v7 Executable" projectType="xilinx.gnu.armv7.exe"/> |
</storageModule> |
<storageModule moduleId="scannerConfiguration"> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.debug.2122422175;xilinx.gnu.armv7.exe.debug.2122422175.;xilinx.gnu.armv7.c.toolchain.compiler.debug.889118636;xilinx.gnu.armv7.c.compiler.input.1962599900"> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.debug.2122422175;xilinx.gnu.armv7.exe.debug.2122422175."> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.release.483592912;xilinx.gnu.armv7.exe.release.483592912."> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
<scannerConfigBuildInfo instanceId="xilinx.gnu.armv7.exe.release.483592912;xilinx.gnu.armv7.exe.release.483592912.;xilinx.gnu.armv7.c.toolchain.compiler.release.1954402582;xilinx.gnu.armv7.c.compiler.input.429381080"> |
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="com.xilinx.managedbuilder.ui.ARMA53X32GCCManagedMakePerProjectProfileC"/> |
</scannerConfigBuildInfo> |
</storageModule> |
</cproject> |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/.project
0,0 → 1,26
<?xml version="1.0" encoding="UTF-8"?> |
<projectDescription> |
<name>hello</name> |
<comment>Created by SDK v2016.2. standalone_bsp_0 - ps7_cortexa9_0</comment> |
<projects> |
<project>standalone_bsp_0</project> |
</projects> |
<buildSpec> |
<buildCommand> |
<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name> |
<arguments> |
</arguments> |
</buildCommand> |
<buildCommand> |
<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name> |
<triggers>full,incremental,</triggers> |
<arguments> |
</arguments> |
</buildCommand> |
</buildSpec> |
<natures> |
<nature>org.eclipse.cdt.core.cnature</nature> |
<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature> |
<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature> |
</natures> |
</projectDescription> |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/src/Xilinx.spec
0,0 → 1,2
*startfile: |
crti%O%s crtbegin%O%s |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/src/helloworld.c
0,0 → 1,61
/****************************************************************************** |
* |
* Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved. |
* |
* Permission is hereby granted, free of charge, to any person obtaining a copy |
* of this software and associated documentation files (the "Software"), to deal |
* in the Software without restriction, including without limitation the rights |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
* copies of the Software, and to permit persons to whom the Software is |
* furnished to do so, subject to the following conditions: |
* |
* The above copyright notice and this permission notice shall be included in |
* all copies or substantial portions of the Software. |
* |
* Use of the Software is limited solely to applications: |
* (a) running on a Xilinx device, or |
* (b) that interact with a Xilinx device through a bus or interconnect. |
* |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF |
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
* SOFTWARE. |
* |
* Except as contained in this notice, the name of the Xilinx shall not be used |
* in advertising or otherwise to promote the sale, use or other dealings in |
* this Software without prior written authorization from Xilinx. |
* |
******************************************************************************/ |
|
/* |
* helloworld.c: simple test application |
* |
* This application configures UART 16550 to baud rate 9600. |
* PS7 UART (Zynq) is not initialized by this application, since |
* bootrom/bsp configures it to baud rate 115200 |
* |
* ------------------------------------------------ |
* | UART TYPE BAUD RATE | |
* ------------------------------------------------ |
* uartns550 9600 |
* uartlite Configurable only in HW design |
* ps7_uart 115200 (configured by bootrom/bsp) |
*/ |
|
#include <stdio.h> |
#include "platform.h" |
#include "xil_printf.h" |
|
|
int main() |
{ |
init_platform(); |
|
print("Hello World\n\r"); |
|
cleanup_platform(); |
return 0; |
} |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/src/lscript.ld
0,0 → 1,288
/*******************************************************************/ |
/* */ |
/* This file is automatically generated by linker script generator.*/ |
/* */ |
/* Version: */ |
/* */ |
/* Copyright (c) 2010-2016 Xilinx, Inc. All rights reserved. */ |
/* */ |
/* Description : Cortex-A9 Linker Script */ |
/* */ |
/*******************************************************************/ |
|
_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0x2000; |
_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x2000; |
|
_ABORT_STACK_SIZE = DEFINED(_ABORT_STACK_SIZE) ? _ABORT_STACK_SIZE : 1024; |
_SUPERVISOR_STACK_SIZE = DEFINED(_SUPERVISOR_STACK_SIZE) ? _SUPERVISOR_STACK_SIZE : 2048; |
_IRQ_STACK_SIZE = DEFINED(_IRQ_STACK_SIZE) ? _IRQ_STACK_SIZE : 1024; |
_FIQ_STACK_SIZE = DEFINED(_FIQ_STACK_SIZE) ? _FIQ_STACK_SIZE : 1024; |
_UNDEF_STACK_SIZE = DEFINED(_UNDEF_STACK_SIZE) ? _UNDEF_STACK_SIZE : 1024; |
|
/* Define Memories in the system */ |
|
MEMORY |
{ |
ps7_ddr_0_S_AXI_BASEADDR : ORIGIN = 0x100000, LENGTH = 0x1FF00000 |
ps7_qspi_linear_0_S_AXI_BASEADDR : ORIGIN = 0xFC000000, LENGTH = 0x1000000 |
ps7_ram_0_S_AXI_BASEADDR : ORIGIN = 0x0, LENGTH = 0x30000 |
ps7_ram_1_S_AXI_BASEADDR : ORIGIN = 0xFFFF0000, LENGTH = 0xFE00 |
} |
|
/* Specify the default entry point to the program */ |
|
ENTRY(_vector_table) |
|
/* Define the sections, and where they are mapped in memory */ |
|
SECTIONS |
{ |
.text : { |
KEEP (*(.vectors)) |
*(.boot) |
*(.text) |
*(.text.*) |
*(.gnu.linkonce.t.*) |
*(.plt) |
*(.gnu_warning) |
*(.gcc_execpt_table) |
*(.glue_7) |
*(.glue_7t) |
*(.vfp11_veneer) |
*(.ARM.extab) |
*(.gnu.linkonce.armextab.*) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.init : { |
KEEP (*(.init)) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.fini : { |
KEEP (*(.fini)) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.rodata : { |
__rodata_start = .; |
*(.rodata) |
*(.rodata.*) |
*(.gnu.linkonce.r.*) |
__rodata_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.rodata1 : { |
__rodata1_start = .; |
*(.rodata1) |
*(.rodata1.*) |
__rodata1_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sdata2 : { |
__sdata2_start = .; |
*(.sdata2) |
*(.sdata2.*) |
*(.gnu.linkonce.s2.*) |
__sdata2_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sbss2 : { |
__sbss2_start = .; |
*(.sbss2) |
*(.sbss2.*) |
*(.gnu.linkonce.sb2.*) |
__sbss2_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.data : { |
__data_start = .; |
*(.data) |
*(.data.*) |
*(.gnu.linkonce.d.*) |
*(.jcr) |
*(.got) |
*(.got.plt) |
__data_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.data1 : { |
__data1_start = .; |
*(.data1) |
*(.data1.*) |
__data1_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.got : { |
*(.got) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.ctors : { |
__CTOR_LIST__ = .; |
___CTORS_LIST___ = .; |
KEEP (*crtbegin.o(.ctors)) |
KEEP (*(EXCLUDE_FILE(*crtend.o) .ctors)) |
KEEP (*(SORT(.ctors.*))) |
KEEP (*(.ctors)) |
__CTOR_END__ = .; |
___CTORS_END___ = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.dtors : { |
__DTOR_LIST__ = .; |
___DTORS_LIST___ = .; |
KEEP (*crtbegin.o(.dtors)) |
KEEP (*(EXCLUDE_FILE(*crtend.o) .dtors)) |
KEEP (*(SORT(.dtors.*))) |
KEEP (*(.dtors)) |
__DTOR_END__ = .; |
___DTORS_END___ = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.fixup : { |
__fixup_start = .; |
*(.fixup) |
__fixup_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.eh_frame : { |
*(.eh_frame) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.eh_framehdr : { |
__eh_framehdr_start = .; |
*(.eh_framehdr) |
__eh_framehdr_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.gcc_except_table : { |
*(.gcc_except_table) |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.mmu_tbl (ALIGN(16384)) : { |
__mmu_tbl_start = .; |
*(.mmu_tbl) |
__mmu_tbl_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.ARM.exidx : { |
__exidx_start = .; |
*(.ARM.exidx*) |
*(.gnu.linkonce.armexidix.*.*) |
__exidx_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.preinit_array : { |
__preinit_array_start = .; |
KEEP (*(SORT(.preinit_array.*))) |
KEEP (*(.preinit_array)) |
__preinit_array_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.init_array : { |
__init_array_start = .; |
KEEP (*(SORT(.init_array.*))) |
KEEP (*(.init_array)) |
__init_array_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.fini_array : { |
__fini_array_start = .; |
KEEP (*(SORT(.fini_array.*))) |
KEEP (*(.fini_array)) |
__fini_array_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.ARM.attributes : { |
__ARM.attributes_start = .; |
*(.ARM.attributes) |
__ARM.attributes_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sdata : { |
__sdata_start = .; |
*(.sdata) |
*(.sdata.*) |
*(.gnu.linkonce.s.*) |
__sdata_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.sbss (NOLOAD) : { |
__sbss_start = .; |
*(.sbss) |
*(.sbss.*) |
*(.gnu.linkonce.sb.*) |
__sbss_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.tdata : { |
__tdata_start = .; |
*(.tdata) |
*(.tdata.*) |
*(.gnu.linkonce.td.*) |
__tdata_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.tbss : { |
__tbss_start = .; |
*(.tbss) |
*(.tbss.*) |
*(.gnu.linkonce.tb.*) |
__tbss_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.bss (NOLOAD) : { |
__bss_start = .; |
*(.bss) |
*(.bss.*) |
*(.gnu.linkonce.b.*) |
*(COMMON) |
__bss_end = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
_SDA_BASE_ = __sdata_start + ((__sbss_end - __sdata_start) / 2 ); |
|
_SDA2_BASE_ = __sdata2_start + ((__sbss2_end - __sdata2_start) / 2 ); |
|
/* Generate Stack and Heap definitions */ |
|
.heap (NOLOAD) : { |
. = ALIGN(16); |
_heap = .; |
HeapBase = .; |
_heap_start = .; |
. += _HEAP_SIZE; |
_heap_end = .; |
HeapLimit = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
.stack (NOLOAD) : { |
. = ALIGN(16); |
_stack_end = .; |
. += _STACK_SIZE; |
. = ALIGN(16); |
_stack = .; |
__stack = _stack; |
. = ALIGN(16); |
_irq_stack_end = .; |
. += _IRQ_STACK_SIZE; |
. = ALIGN(16); |
__irq_stack = .; |
_supervisor_stack_end = .; |
. += _SUPERVISOR_STACK_SIZE; |
. = ALIGN(16); |
__supervisor_stack = .; |
_abort_stack_end = .; |
. += _ABORT_STACK_SIZE; |
. = ALIGN(16); |
__abort_stack = .; |
_fiq_stack_end = .; |
. += _FIQ_STACK_SIZE; |
. = ALIGN(16); |
__fiq_stack = .; |
_undef_stack_end = .; |
. += _UNDEF_STACK_SIZE; |
. = ALIGN(16); |
__undef_stack = .; |
} > ps7_ddr_0_S_AXI_BASEADDR |
|
_end = .; |
} |
|
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/src/platform.c
0,0 → 1,105
/****************************************************************************** |
* |
* Copyright (C) 2010 - 2015 Xilinx, Inc. All rights reserved. |
* |
* Permission is hereby granted, free of charge, to any person obtaining a copy |
* of this software and associated documentation files (the "Software"), to deal |
* in the Software without restriction, including without limitation the rights |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
* copies of the Software, and to permit persons to whom the Software is |
* furnished to do so, subject to the following conditions: |
* |
* The above copyright notice and this permission notice shall be included in |
* all copies or substantial portions of the Software. |
* |
* Use of the Software is limited solely to applications: |
* (a) running on a Xilinx device, or |
* (b) that interact with a Xilinx device through a bus or interconnect. |
* |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF |
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
* SOFTWARE. |
* |
* Except as contained in this notice, the name of the Xilinx shall not be used |
* in advertising or otherwise to promote the sale, use or other dealings in |
* this Software without prior written authorization from Xilinx. |
* |
******************************************************************************/ |
|
#include "xparameters.h" |
#include "xil_cache.h" |
|
#include "platform_config.h" |
|
/* |
* Uncomment one of the following two lines, depending on the target, |
* if ps7/psu init source files are added in the source directory for |
* compiling example outside of SDK. |
*/ |
/*#include "ps7_init.h"*/ |
/*#include "psu_init.h"*/ |
|
#ifdef STDOUT_IS_16550 |
#include "xuartns550_l.h" |
|
#define UART_BAUD 9600 |
#endif |
|
void |
enable_caches() |
{ |
#ifdef __PPC__ |
Xil_ICacheEnableRegion(CACHEABLE_REGION_MASK); |
Xil_DCacheEnableRegion(CACHEABLE_REGION_MASK); |
#elif __MICROBLAZE__ |
#ifdef XPAR_MICROBLAZE_USE_ICACHE |
Xil_ICacheEnable(); |
#endif |
#ifdef XPAR_MICROBLAZE_USE_DCACHE |
Xil_DCacheEnable(); |
#endif |
#endif |
} |
|
void |
disable_caches() |
{ |
Xil_DCacheDisable(); |
Xil_ICacheDisable(); |
} |
|
void |
init_uart() |
{ |
#ifdef STDOUT_IS_16550 |
XUartNs550_SetBaud(STDOUT_BASEADDR, XPAR_XUARTNS550_CLOCK_HZ, UART_BAUD); |
XUartNs550_SetLineControlReg(STDOUT_BASEADDR, XUN_LCR_8_DATA_BITS); |
#endif |
/* Bootrom/BSP configures PS7/PSU UART to 115200 bps */ |
} |
|
void |
init_platform() |
{ |
/* |
* If you want to run this example outside of SDK, |
* uncomment one of the following two lines and also #include "ps7_init.h" |
* or #include "ps7_init.h" at the top, depending on the target. |
* Make sure that the ps7/psu_init.c and ps7/psu_init.h files are included |
* along with this example source files for compilation. |
*/ |
/* ps7_init();*/ |
/* psu_init();*/ |
enable_caches(); |
init_uart(); |
} |
|
void |
cleanup_platform() |
{ |
disable_caches(); |
} |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/src/platform.h
0,0 → 1,41
/****************************************************************************** |
* |
* Copyright (C) 2008 - 2014 Xilinx, Inc. All rights reserved. |
* |
* Permission is hereby granted, free of charge, to any person obtaining a copy |
* of this software and associated documentation files (the "Software"), to deal |
* in the Software without restriction, including without limitation the rights |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
* copies of the Software, and to permit persons to whom the Software is |
* furnished to do so, subject to the following conditions: |
* |
* The above copyright notice and this permission notice shall be included in |
* all copies or substantial portions of the Software. |
* |
* Use of the Software is limited solely to applications: |
* (a) running on a Xilinx device, or |
* (b) that interact with a Xilinx device through a bus or interconnect. |
* |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF |
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
* SOFTWARE. |
* |
* Except as contained in this notice, the name of the Xilinx shall not be used |
* in advertising or otherwise to promote the sale, use or other dealings in |
* this Software without prior written authorization from Xilinx. |
* |
******************************************************************************/ |
|
#ifndef __PLATFORM_H_ |
#define __PLATFORM_H_ |
|
#include "platform_config.h" |
|
void init_platform(); |
void cleanup_platform(); |
|
#endif |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.sdk/hello/src/platform_config.h
0,0 → 1,6
#ifndef __PLATFORM_CONFIG_H_ |
#define __PLATFORM_CONFIG_H_ |
|
#define STDOUT_IS_PS7_UART |
#define UART_DEVICE_ID 0 |
#endif |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.tcl
0,0 → 1,201
# |
# Vivado (TM) v2016.2 (64-bit) |
# |
# axi_lite_to_wb.tcl: Tcl script for re-creating project 'axi_lite_to_wb' |
# |
# Generated by Vivado on Sat Sep 17 17:23:43 -0700 2016 |
# IP Build 1577682 on Fri Jun 3 12:00:54 MDT 2016 |
# |
# This file contains the Vivado Tcl commands for re-creating the project to the state* |
# when this script was generated. In order to re-create the project, please source this |
# file in the Vivado Tcl Shell. |
# |
# * Note that the runs in the created project will be configured the same way as the |
# original project, however they will not be launched automatically. To regenerate the |
# run results please launch the synthesis/implementation runs as needed. |
# |
#***************************************************************************************** |
# NOTE: In order to use this script for source control purposes, please make sure that the |
# following files are added to the source control system:- |
# |
# 1. This project restoration tcl script (axi_lite_to_wb.tcl) that was generated. |
# |
# 2. The following source(s) files that were local or imported into the original project. |
# (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script) |
# |
# <none> |
# |
# 3. The following remote source files that were added to the original project:- |
# |
# "C:/qaz/projects/qaz_libs/zed_board/src/reg_file_v1_0_S00_AXI.v" |
# "C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.srcs/sources_1/bd/zync/zync.bd" |
# "C:/qaz/projects/qaz_libs/zed_board/src/top.v" |
# "C:/qaz/projects/qaz_libs/zed_board/src/zedboard_master_XDC_RevC_D_v2.xdc" |
# |
#***************************************************************************************** |
|
# Set the reference directory for source file relative paths (by default the value is script directory path) |
set origin_dir "." |
|
# Use origin directory path location variable, if specified in the tcl shell |
if { [info exists ::origin_dir_loc] } { |
set origin_dir $::origin_dir_loc |
} |
|
variable script_file |
set script_file "axi_lite_to_wb.tcl" |
|
# Help information for this script |
proc help {} { |
variable script_file |
puts "\nDescription:" |
puts "Recreate a Vivado project from this script. The created project will be" |
puts "functionally equivalent to the original project for which this script was" |
puts "generated. The script contains commands for creating a project, filesets," |
puts "runs, adding/importing sources and setting properties on various objects.\n" |
puts "Syntax:" |
puts "$script_file" |
puts "$script_file -tclargs \[--origin_dir <path>\]" |
puts "$script_file -tclargs \[--help\]\n" |
puts "Usage:" |
puts "Name Description" |
puts "-------------------------------------------------------------------------" |
puts "\[--origin_dir <path>\] Determine source file paths wrt this path. Default" |
puts " origin_dir path value is \".\", otherwise, the value" |
puts " that was set with the \"-paths_relative_to\" switch" |
puts " when this script was generated.\n" |
puts "\[--help\] Print help information for this script" |
puts "-------------------------------------------------------------------------\n" |
exit 0 |
} |
|
if { $::argc > 0 } { |
for {set i 0} {$i < [llength $::argc]} {incr i} { |
set option [string trim [lindex $::argv $i]] |
switch -regexp -- $option { |
"--origin_dir" { incr i; set origin_dir [lindex $::argv $i] } |
"--help" { help } |
default { |
if { [regexp {^-} $option] } { |
puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n" |
return 1 |
} |
} |
} |
} |
} |
|
# Set the directory path for the original project from where this script was exported |
set orig_proj_dir "[file normalize "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb"]" |
|
# Create project |
create_project axi_lite_to_wb ./axi_lite_to_wb -part xc7z020clg484-1 |
|
# Set the directory path for the new project |
set proj_dir [get_property directory [current_project]] |
|
# Reconstruct message rules |
# None |
|
# Set project properties |
set obj [get_projects axi_lite_to_wb] |
set_property "board_part" "em.avnet.com:zed:part0:1.2" $obj |
set_property "default_lib" "xil_defaultlib" $obj |
set_property "generate_ip_upgrade_log" "0" $obj |
set_property "sim.ip.auto_export_scripts" "1" $obj |
set_property "simulator_language" "Mixed" $obj |
|
# Create 'sources_1' fileset (if not found) |
if {[string equal [get_filesets -quiet sources_1] ""]} { |
create_fileset -srcset sources_1 |
} |
|
# Set 'sources_1' fileset object |
set obj [get_filesets sources_1] |
set files [list \ |
"[file normalize "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/src/reg_file_v1_0_S00_AXI.v"]"\ |
"[file normalize "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.srcs/sources_1/bd/zync/zync.bd"]"\ |
"[file normalize "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/src/top.v"]"\ |
] |
add_files -norecurse -fileset $obj $files |
|
# Set 'sources_1' fileset file properties for remote files |
set file "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.srcs/sources_1/bd/zync/zync.bd" |
set file [file normalize $file] |
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]] |
if { ![get_property "is_locked" $file_obj] } { |
set_property "generate_synth_checkpoint" "0" $file_obj |
} |
|
|
# Set 'sources_1' fileset file properties for local files |
# None |
|
# Set 'sources_1' fileset properties |
set obj [get_filesets sources_1] |
set_property "top" "top" $obj |
|
# Create 'constrs_1' fileset (if not found) |
if {[string equal [get_filesets -quiet constrs_1] ""]} { |
create_fileset -constrset constrs_1 |
} |
|
# Set 'constrs_1' fileset object |
set obj [get_filesets constrs_1] |
|
# Add/Import constrs file and set constrs file properties |
set file "[file normalize "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/src/zedboard_master_XDC_RevC_D_v2.xdc"]" |
set file_added [add_files -norecurse -fileset $obj $file] |
set file "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/src/zedboard_master_XDC_RevC_D_v2.xdc" |
set file [file normalize $file] |
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]] |
set_property "file_type" "XDC" $file_obj |
|
# Set 'constrs_1' fileset properties |
set obj [get_filesets constrs_1] |
set_property "target_constrs_file" "[file normalize "$origin_dir/../../../qaz/projects/qaz_libs/zed_board/src/zedboard_master_XDC_RevC_D_v2.xdc"]" $obj |
|
# Create 'sim_1' fileset (if not found) |
if {[string equal [get_filesets -quiet sim_1] ""]} { |
create_fileset -simset sim_1 |
} |
|
# Set 'sim_1' fileset object |
set obj [get_filesets sim_1] |
# Empty (no sources present) |
|
# Set 'sim_1' fileset properties |
set obj [get_filesets sim_1] |
set_property "top" "top" $obj |
set_property "transport_int_delay" "0" $obj |
set_property "transport_path_delay" "0" $obj |
set_property "xelab.nosort" "1" $obj |
set_property "xelab.unifast" "" $obj |
|
# Create 'synth_1' run (if not found) |
if {[string equal [get_runs -quiet synth_1] ""]} { |
create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1 |
} else { |
set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1] |
set_property flow "Vivado Synthesis 2016" [get_runs synth_1] |
} |
set obj [get_runs synth_1] |
|
# set the current synth run |
current_run -synthesis [get_runs synth_1] |
|
# Create 'impl_1' run (if not found) |
if {[string equal [get_runs -quiet impl_1] ""]} { |
create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1 |
} else { |
set_property strategy "Vivado Implementation Defaults" [get_runs impl_1] |
set_property flow "Vivado Implementation 2016" [get_runs impl_1] |
} |
set obj [get_runs impl_1] |
set_property "steps.write_bitstream.args.readback_file" "0" $obj |
set_property "steps.write_bitstream.args.verbose" "0" $obj |
|
# set the current impl run |
current_run -implementation [get_runs impl_1] |
|
puts "INFO: Project created:axi_lite_to_wb" |
/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.xpr
0,0 → 1,153
<?xml version="1.0" encoding="UTF-8"?> |
<!-- Product Version: Vivado v2016.2 (64-bit) --> |
<!-- --> |
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. --> |
|
<Project Version="7" Minor="14" Path="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.xpr"> |
<DefaultLaunch Dir="$PRUNDIR"/> |
<Configuration> |
<Option Name="Id" Val="432ec04279194c02b84aac8f9ba987fe"/> |
<Option Name="Part" Val="xc7z020clg484-1"/> |
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> |
<Option Name="CompiledLibDirXSim" Val=""/> |
<Option Name="CompiledLibDirModelSim" Val="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.cache/compile_simlib/modelsim"/> |
<Option Name="CompiledLibDirQuesta" Val="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.cache/compile_simlib/questa"/> |
<Option Name="CompiledLibDirIES" Val="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.cache/compile_simlib/ies"/> |
<Option Name="CompiledLibDirVCS" Val="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.cache/compile_simlib/vcs"/> |
<Option Name="CompiledLibDirRiviera" Val="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.cache/compile_simlib/riviera"/> |
<Option Name="CompiledLibDirActivehdl" Val="C:/qaz/projects/qaz_libs/zed_board/syn/axi_lite_to_wb/axi_lite_to_wb.cache/compile_simlib/activehdl"/> |
<Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.2"/> |
<Option Name="ActiveSimSet" Val="sim_1"/> |
<Option Name="DefaultLib" Val="xil_defaultlib"/> |
<Option Name="EnableCoreContainer" Val="FALSE"/> |
<Option Name="CreateRefXciForCoreContainers" Val="FALSE"/> |
<Option Name="IPUserFilesDir" Val="$PPRDIR/axi_lite_to_wb.ip_user_files"/> |
<Option Name="IPStaticSourceDir" Val="$PPRDIR/axi_lite_to_wb.ip_user_files/ipstatic"/> |
<Option Name="EnableBDX" Val="FALSE"/> |
<Option Name="DSABoardId" Val="zed"/> |
<Option Name="WTXSimLaunchSim" Val="0"/> |
<Option Name="WTModelSimLaunchSim" Val="0"/> |
<Option Name="WTQuestaLaunchSim" Val="0"/> |
<Option Name="WTIesLaunchSim" Val="0"/> |
<Option Name="WTVcsLaunchSim" Val="0"/> |
<Option Name="WTRivieraLaunchSim" Val="0"/> |
<Option Name="WTActivehdlLaunchSim" Val="0"/> |
<Option Name="WTXSimExportSim" Val="0"/> |
<Option Name="WTModelSimExportSim" Val="0"/> |
<Option Name="WTQuestaExportSim" Val="0"/> |
<Option Name="WTIesExportSim" Val="0"/> |
<Option Name="WTVcsExportSim" Val="0"/> |
<Option Name="WTRivieraExportSim" Val="0"/> |
<Option Name="WTActivehdlExportSim" Val="0"/> |
</Configuration> |
<FileSets Version="1" Minor="31"> |
<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1"> |
<Filter Type="Srcs"/> |
<File Path="$PPRDIR/../../src/reg_file_v1_0_S00_AXI.v"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
</File> |
<File Path="$PSRCDIR/sources_1/bd/zync/zync.bd"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="zync_ooc.xdc"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hdl/zync.v"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_processing_system7_0_0/zync_processing_system7_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_axi_interconnect_0_0/zync_axi_interconnect_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_proc_sys_reset_0_0/zync_proc_sys_reset_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_auto_pc_0/zync_auto_pc_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hdl/zync.hwdef"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hw_handoff/zync_bd.tcl"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hw_handoff/zync.hwh"/> |
</File> |
<File Path="$PPRDIR/../../src/top.v"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
</File> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopModule" Val="top"/> |
</Config> |
</FileSet> |
<FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1"> |
<Filter Type="Constrs"/> |
<File Path="$PPRDIR/../../src/zedboard_master_XDC_RevC_D_v2.xdc"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
</FileInfo> |
</File> |
<Config> |
<Option Name="TargetConstrsFile" Val="$PPRDIR/../../src/zedboard_master_XDC_RevC_D_v2.xdc"/> |
<Option Name="ConstrsType" Val="XDC"/> |
</Config> |
</FileSet> |
<FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1"> |
<Filter Type="Srcs"/> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopModule" Val="top"/> |
<Option Name="TransportPathDelay" Val="0"/> |
<Option Name="TransportIntDelay" Val="0"/> |
<Option Name="SrcSet" Val="sources_1"/> |
</Config> |
</FileSet> |
</FileSets> |
<Simulators> |
<Simulator Name="XSim"> |
<Option Name="Description" Val="Vivado Simulator"/> |
<Option Name="CompiledLib" Val="0"/> |
</Simulator> |
<Simulator Name="ModelSim"> |
<Option Name="Description" Val="ModelSim Simulator"/> |
</Simulator> |
<Simulator Name="Questa"> |
<Option Name="Description" Val="Questa Advanced Simulator"/> |
</Simulator> |
<Simulator Name="IES"> |
<Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/> |
</Simulator> |
<Simulator Name="VCS"> |
<Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/> |
</Simulator> |
<Simulator Name="Riviera"> |
<Option Name="Description" Val="Riviera-PRO Simulator"/> |
</Simulator> |
<Simulator Name="ActiveHDL"> |
<Option Name="Description" Val="Active-HDL Simulator"/> |
</Simulator> |
</Simulators> |
<Runs Version="1" Minor="10"> |
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/> |
<Step Id="synth_design"/> |
</Strategy> |
<GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/> |
</Run> |
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/> |
<Step Id="init_design"/> |
<Step Id="opt_design"/> |
<Step Id="power_opt_design"/> |
<Step Id="place_design"/> |
<Step Id="post_place_power_opt_design"/> |
<Step Id="phys_opt_design"/> |
<Step Id="route_design"/> |
<Step Id="post_route_phys_opt_design"/> |
<Step Id="write_bitstream"/> |
</Strategy> |
<GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/> |
</Run> |
</Runs> |
</Project> |
/zed_board/syn/axi_lite_to_wbl.tcl
68,10 → 68,10
|
# Create 'synth_1' run (if not found) |
if {[string equal [get_runs -quiet synth_1] ""]} { |
create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2014} -strategy "Vivado Synthesis Defaults" -constrset constrs_1 |
create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1 |
} else { |
set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1] |
set_property flow "Vivado Synthesis 2014" [get_runs synth_1] |
set_property flow "Vivado Synthesis 2016" [get_runs synth_1] |
} |
set obj [get_runs synth_1] |
|
80,10 → 80,10
|
# Create 'impl_1' run (if not found) |
if {[string equal [get_runs -quiet impl_1] ""]} { |
create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2014} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1 |
create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1 |
} else { |
set_property strategy "Vivado Implementation Defaults" [get_runs impl_1] |
set_property flow "Vivado Implementation 2014" [get_runs impl_1] |
set_property flow "Vivado Implementation 2016" [get_runs impl_1] |
} |
set obj [get_runs impl_1] |
|
91,7 → 91,7
current_run -implementation [get_runs impl_1] |
|
# regenerate block diagrams |
source $origin_dir/../block_diagrams/zync.tcl |
source $origin_dir/../block_diagrams/zync_bd_16_2.tcl |
|
close_project -quiet |
|
/zed_board/syn/vivado_14_4/vivado_14_4.srcs/sources_1/bd/zync/hw_handoff/zync_bd.tcl
0,0 → 1,198
|
################################################################ |
# This is a generated script based on design: zync |
# |
# Though there are limitations about the generated script, |
# the main purpose of this utility is to make learning |
# IP Integrator Tcl commands easier. |
################################################################ |
|
################################################################ |
# Check if script is running in correct Vivado version. |
################################################################ |
set scripts_vivado_version 2014.4 |
set current_vivado_version [version -short] |
|
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } { |
puts "" |
puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script." |
|
return 1 |
} |
|
################################################################ |
# START |
################################################################ |
|
# To test this script, run the following commands from Vivado Tcl console: |
# source zync_script.tcl |
|
# If you do not already have a project created, |
# you can create a project using the following command: |
# create_project project_1 myproj -part xc7z020clg484-1 |
# set_property BOARD_PART em.avnet.com:zed:part0:1.2 [current_project] |
|
|
# CHANGE DESIGN NAME HERE |
set design_name zync |
|
# If you do not already have an existing IP Integrator design open, |
# you can create a design using the following command: |
# create_bd_design $design_name |
|
# CHECKING IF PROJECT EXISTS |
if { [get_projects -quiet] eq "" } { |
puts "ERROR: Please open or create a project!" |
return 1 |
} |
|
|
# Creating design if needed |
set errMsg "" |
set nRet 0 |
|
set cur_design [current_bd_design -quiet] |
set list_cells [get_bd_cells -quiet] |
|
if { ${design_name} eq "" } { |
# USE CASES: |
# 1) Design_name not set |
|
set errMsg "ERROR: Please set the variable <design_name> to a non-empty value." |
set nRet 1 |
|
} elseif { ${cur_design} ne "" && ${list_cells} eq "" } { |
# USE CASES: |
# 2): Current design opened AND is empty AND names same. |
# 3): Current design opened AND is empty AND names diff; design_name NOT in project. |
# 4): Current design opened AND is empty AND names diff; design_name exists in project. |
|
if { $cur_design ne $design_name } { |
puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty." |
set design_name [get_property NAME $cur_design] |
} |
puts "INFO: Constructing design in IPI design <$cur_design>..." |
|
} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } { |
# USE CASES: |
# 5) Current design opened AND has components AND same names. |
|
set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 1 |
} elseif { [get_files -quiet ${design_name}.bd] ne "" } { |
# USE CASES: |
# 6) Current opened design, has components, but diff names, design_name exists in project. |
# 7) No opened design, design_name exists in project. |
|
set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 2 |
|
} else { |
# USE CASES: |
# 8) No opened design, design_name not in project. |
# 9) Current opened design, has components, but diff names, design_name not in project. |
|
puts "INFO: Currently there is no design <$design_name> in project, so creating one..." |
|
create_bd_design $design_name |
|
puts "INFO: Making design <$design_name> as current_bd_design." |
current_bd_design $design_name |
|
} |
|
puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"." |
|
if { $nRet != 0 } { |
puts $errMsg |
return $nRet |
} |
|
################################################################## |
# DESIGN PROCs |
################################################################## |
|
|
|
# Procedure to create entire design; Provide argument to make |
# procedure reusable. If parentCell is "", will use root. |
proc create_root_design { parentCell } { |
|
if { $parentCell eq "" } { |
set parentCell [get_bd_cells /] |
} |
|
# Get object for parentCell |
set parentObj [get_bd_cells $parentCell] |
if { $parentObj == "" } { |
puts "ERROR: Unable to find parent cell <$parentCell>!" |
return |
} |
|
# Make sure parentObj is hier blk |
set parentType [get_property TYPE $parentObj] |
if { $parentType ne "hier" } { |
puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>." |
return |
} |
|
# Save current instance; Restore later |
set oldCurInst [current_bd_instance .] |
|
# Set parent object as current |
current_bd_instance $parentObj |
|
|
# Create interface ports |
set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ] |
set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ] |
set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ] |
set_property -dict [ list CONFIG.ADDR_WIDTH {32} CONFIG.DATA_WIDTH {32} CONFIG.NUM_READ_OUTSTANDING {8} CONFIG.NUM_WRITE_OUTSTANDING {8} CONFIG.PROTOCOL {AXI4LITE} ] $M00_AXI |
|
# Create ports |
set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ] |
set_property -dict [ list CONFIG.ASSOCIATED_BUSIF {M00_AXI} ] $FCLK_CLK0 |
set peripheral_aresetn [ create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn ] |
|
# Create instance: axi_interconnect_0, and set properties |
set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ] |
set_property -dict [ list CONFIG.NUM_MI {1} ] $axi_interconnect_0 |
|
# Create instance: proc_sys_reset_0, and set properties |
set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ] |
|
# Create instance: processing_system7_0, and set properties |
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ] |
set_property -dict [ list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.preset {ZedBoard*} ] $processing_system7_0 |
|
# Create interface connections |
connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports M00_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI] |
connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR] |
connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO] |
connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0] |
|
# Create port connections |
connect_bd_net -net ARESETN_1 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn] |
connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] |
connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] |
connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] |
|
# Create address segments |
create_bd_addr_seg -range 0x10000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M00_AXI/Reg] SEG_M00_AXI_Reg |
|
|
# Restore current instance |
current_bd_instance $oldCurInst |
|
save_bd_design |
} |
# End of create_root_design() |
|
|
################################################################## |
# MAIN FLOW |
################################################################## |
|
create_root_design "" |
|
|
/zed_board/syn/vivado_14_4/vivado_14_4.srcs/sources_1/bd/zync/zync.bd
0,0 → 1,691
<?xml version="1.0" encoding="UTF-8" standalone="no" ?> |
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:synthFlowMode="None" bd:tool_version="2014.4" bd:top="zync" bd:version="1.00.a"> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram</spirit:library> |
<spirit:name>zync</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>isTop</spirit:name> |
<spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>DDR</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="ddrx" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="ddrx_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>FIXED_IO</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="display_processing_system7" spirit:name="fixedio" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="display_processing_system7" spirit:name="fixedio_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>DATA_WIDTH</spirit:name> |
<spirit:value>32</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PROTOCOL</spirit:name> |
<spirit:value>AXI4LITE</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ADDR_WIDTH</spirit:name> |
<spirit:value>32</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>NUM_READ_OUTSTANDING</spirit:name> |
<spirit:value>8</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>NUM_WRITE_OUTSTANDING</spirit:name> |
<spirit:value>8</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.FCLK_CLK0</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>FCLK_CLK0</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M00_AXI</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.PERIPHERAL_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>peripheral_aresetn</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters/> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="zync_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>FCLK_CLK0</spirit:name> |
<spirit:wire> |
<spirit:direction>out</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>peripheral_aresetn</spirit:name> |
<spirit:wire> |
<spirit:direction>out</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
<spirit:memoryMaps> |
<spirit:memoryMap> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:addressBlock> |
<spirit:name>Reg</spirit:name> |
<spirit:baseAddress>0</spirit:baseAddress> |
<spirit:range>64K</spirit:range> |
<spirit:width>32</spirit:width> |
</spirit:addressBlock> |
</spirit:memoryMap> |
</spirit:memoryMaps> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram</spirit:library> |
<spirit:name>zync_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>axi_interconnect_0</spirit:instanceName> |
<spirit:componentRef spirit:library="BlockDiagram/zync_imp" spirit:name="axi_interconnect_0" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_axi_interconnect_0_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="NUM_MI">1</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="appcore">xilinx.com:ip:axi_interconnect:2.1</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
<spirit:componentInstance> |
<spirit:instanceName>proc_sys_reset_0</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="proc_sys_reset" spirit:vendor="xilinx.com" spirit:version="5.0"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_proc_sys_reset_0_0</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
<spirit:componentInstance> |
<spirit:instanceName>processing_system7_0</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="processing_system7" spirit:vendor="xilinx.com" spirit:version="5.5"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_processing_system7_0_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="PCW_ENET0_PERIPHERAL_ENABLE">0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="PCW_USB0_PERIPHERAL_ENABLE">0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="preset">ZedBoard*</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections> |
<spirit:interconnection> |
<spirit:name>processing_system7_0_M_AXI_GP0</spirit:name> |
<spirit:activeInterface spirit:busRef="S00_AXI" spirit:componentRef="axi_interconnect_0"/> |
<spirit:activeInterface spirit:busRef="M_AXI_GP0" spirit:componentRef="processing_system7_0"/> |
</spirit:interconnection> |
</spirit:interconnections> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>ARESETN_1</spirit:name> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="interconnect_aresetn"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>proc_sys_reset_0_peripheral_aresetn</spirit:name> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="peripheral_aresetn"/> |
<spirit:externalPortReference spirit:portRef="peripheral_aresetn"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="M00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="S00_ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>processing_system7_0_FCLK_CLK0</spirit:name> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="FCLK_CLK0"/> |
<spirit:externalPortReference spirit:portRef="FCLK_CLK0"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="ACLK"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="M00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="S00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="slowest_sync_clk"/> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="M_AXI_GP0_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>processing_system7_0_FCLK_RESET0_N</spirit:name> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="FCLK_RESET0_N"/> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="ext_reset_in"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="DDR/processing_system7_0_DDR"> |
<spirit:activeInterface spirit:busRef="DDR" spirit:componentRef="processing_system7_0"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="FIXED_IO/processing_system7_0_FIXED_IO"> |
<spirit:activeInterface spirit:busRef="FIXED_IO" spirit:componentRef="processing_system7_0"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="M00_AXI/axi_interconnect_0_M00_AXI"> |
<spirit:activeInterface spirit:busRef="M00_AXI" spirit:componentRef="axi_interconnect_0"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp</spirit:library> |
<spirit:name>axi_interconnect_0</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>S00_AXI</spirit:name> |
<spirit:slave/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.S00_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S00_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>S00_AXI</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>S00_ARESETN</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.S00_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S00_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.M00_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M00_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M00_AXI</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>M00_ARESETN</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.M00_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M00_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram/zync_imp" spirit:name="axi_interconnect_0_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S00_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S00_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M00_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M00_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp</spirit:library> |
<spirit:name>axi_interconnect_0_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>s00_couplers</spirit:instanceName> |
<spirit:componentRef spirit:library="BlockDiagram/zync_imp/axi_interconnect_0_imp" spirit:name="s00_couplers" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections/> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>axi_interconnect_0_ACLK_net</spirit:name> |
<spirit:externalPortReference spirit:portRef="M00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>axi_interconnect_0_ARESETN_net</spirit:name> |
<spirit:externalPortReference spirit:portRef="M00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S00_ACLK_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S00_ARESETN_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ARESETN"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="S00_AXI/axi_interconnect_0_to_s00_couplers"> |
<spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="s00_couplers"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="M00_AXI/s00_couplers_to_axi_interconnect_0"> |
<spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="s00_couplers"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp/axi_interconnect_0_imp</spirit:library> |
<spirit:name>s00_couplers</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>M_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>S_AXI</spirit:name> |
<spirit:slave/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.M_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M_AXI</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>M_ARESETN</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.M_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.S_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>S_AXI</spirit:value> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>S_ARESETN</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.S_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram/zync_imp/axi_interconnect_0_imp" spirit:name="s00_couplers_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>M_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp/axi_interconnect_0_imp</spirit:library> |
<spirit:name>s00_couplers_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>auto_pc</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="axi_protocol_converter" spirit:vendor="xilinx.com" spirit:version="2.1"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_auto_pc_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="SI_PROTOCOL">AXI3</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="MI_PROTOCOL">AXI4LITE</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections/> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>S_ACLK_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aclk"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S_ARESETN_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aresetn"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="M_AXI/auto_pc_to_s00_couplers"> |
<spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="auto_pc"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="S_AXI/s00_couplers_to_auto_pc"> |
<spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="auto_pc"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>Addressing/processing_system7_0</spirit:library> |
<spirit:name>processing_system7</spirit:name> |
<spirit:version>5.5</spirit:version> |
<spirit:addressSpaces> |
<spirit:addressSpace> |
<spirit:name>Data</spirit:name> |
<spirit:range>4G</spirit:range> |
<spirit:width>32</spirit:width> |
<spirit:segments> |
<spirit:segment> |
<spirit:name>SEG_M00_AXI_Reg</spirit:name> |
<spirit:displayName>/M00_AXI/Reg</spirit:displayName> |
<spirit:addressOffset>0x43C00000</spirit:addressOffset> |
<spirit:range>64K</spirit:range> |
</spirit:segment> |
</spirit:segments> |
</spirit:addressSpace> |
</spirit:addressSpaces> |
</spirit:component> |
|
</bd:repository> |
/zed_board/syn/vivado_14_4/vivado_14_4.xpr
0,0 → 1,105
<?xml version="1.0" encoding="UTF-8"?> |
<!-- Product Version: Vivado v2014.4 (64-bit) --> |
<!-- --> |
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved. --> |
|
<Project Version="7" Minor="2" Path="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_14_4/vivado_14_4.xpr"> |
<DefaultLaunch Dir="$PRUNDIR"/> |
<Configuration> |
<Option Name="Id" Val="6ae3f7f9a799428784004fb9ab757a42"/> |
<Option Name="Part" Val="xc7z020clg484-1"/> |
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> |
<Option Name="SimulatorLanguage" Val="Verilog"/> |
<Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.2"/> |
<Option Name="ActiveSimSet" Val="sim_1"/> |
<Option Name="DefaultLib" Val="xil_defaultlib"/> |
</Configuration> |
<FileSets Version="1" Minor="31"> |
<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1"> |
<Filter Type="Srcs"/> |
<File Path="$PSRCDIR/sources_1/bd/zync/zync.bd"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_axi_interconnect_0_0/zync_axi_interconnect_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_processing_system7_0_0/zync_processing_system7_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_proc_sys_reset_0_0/zync_proc_sys_reset_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_auto_pc_0/zync_auto_pc_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hw_handoff/zync_bd.tcl"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="zync_ooc.xdc"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hw_handoff/zync.hwh"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="hdl/zync.v"/> |
</File> |
<File Path="$PSRCDIR/sources_1/bd/zync/hdl/zync_wrapper.v"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
</File> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopModule" Val="zync_wrapper"/> |
<Option Name="TopAutoSet" Val="TRUE"/> |
</Config> |
</FileSet> |
<FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1"> |
<Filter Type="Constrs"/> |
<Config> |
<Option Name="ConstrsType" Val="XDC"/> |
</Config> |
</FileSet> |
<FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1"> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopModule" Val="zync_wrapper"/> |
<Option Name="TopLib" Val="xil_defaultlib"/> |
<Option Name="TopAutoSet" Val="TRUE"/> |
<Option Name="SrcSet" Val="sources_1"/> |
</Config> |
</FileSet> |
</FileSets> |
<Simulators> |
<Simulator Name="XSim"> |
<Option Name="Description" Val="Vivado Simulator"/> |
<Option Name="CompiledLib" Val="0"/> |
</Simulator> |
<Simulator Name="ModelSim"> |
<Option Name="Description" Val="QuestaSim/ModelSim Simulator"/> |
</Simulator> |
<Simulator Name="IES"> |
<Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/> |
</Simulator> |
<Simulator Name="VCS"> |
<Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/> |
</Simulator> |
</Simulators> |
<Runs Version="1" Minor="9"> |
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"> |
<Desc>Vivado Synthesis Defaults</Desc> |
</StratHandle> |
<Step Id="synth_design"/> |
</Strategy> |
</Run> |
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"> |
<Desc>Vivado Implementation Defaults</Desc> |
</StratHandle> |
<Step Id="init_design"/> |
<Step Id="opt_design"/> |
<Step Id="power_opt_design"/> |
<Step Id="place_design"/> |
<Step Id="post_place_power_opt_design"/> |
<Step Id="phys_opt_design"/> |
<Step Id="route_design"/> |
<Step Id="post_route_phys_opt_design"/> |
<Step Id="write_bitstream"/> |
</Strategy> |
</Run> |
</Runs> |
</Project> |
/zed_board/syn/vivado_16_2/vivado_16_2.srcs/sources_1/bd/zync/hw_handoff/zync_bd.tcl
0,0 → 1,1517
|
################################################################ |
# This is a generated script based on design: zync |
# |
# Though there are limitations about the generated script, |
# the main purpose of this utility is to make learning |
# IP Integrator Tcl commands easier. |
################################################################ |
|
namespace eval _tcl { |
proc get_script_folder {} { |
set script_path [file normalize [info script]] |
set script_folder [file dirname $script_path] |
return $script_folder |
} |
} |
variable script_folder |
set script_folder [_tcl::get_script_folder] |
|
################################################################ |
# Check if script is running in correct Vivado version. |
################################################################ |
set scripts_vivado_version 2016.2 |
set current_vivado_version [version -short] |
|
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } { |
puts "" |
catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."} |
|
return 1 |
} |
|
################################################################ |
# START |
################################################################ |
|
# To test this script, run the following commands from Vivado Tcl console: |
# source zync_script.tcl |
|
# If there is no project opened, this script will create a |
# project, but make sure you do not have an existing project |
# <./myproj/project_1.xpr> in the current working folder. |
|
set list_projs [get_projects -quiet] |
if { $list_projs eq "" } { |
create_project project_1 myproj -part xc7z020clg484-1 |
set_property BOARD_PART em.avnet.com:zed:part0:1.3 [current_project] |
} |
|
|
# CHANGE DESIGN NAME HERE |
set design_name zync |
|
# If you do not already have an existing IP Integrator design open, |
# you can create a design using the following command: |
# create_bd_design $design_name |
|
# Creating design if needed |
set errMsg "" |
set nRet 0 |
|
set cur_design [current_bd_design -quiet] |
set list_cells [get_bd_cells -quiet] |
|
if { ${design_name} eq "" } { |
# USE CASES: |
# 1) Design_name not set |
|
set errMsg "Please set the variable <design_name> to a non-empty value." |
set nRet 1 |
|
} elseif { ${cur_design} ne "" && ${list_cells} eq "" } { |
# USE CASES: |
# 2): Current design opened AND is empty AND names same. |
# 3): Current design opened AND is empty AND names diff; design_name NOT in project. |
# 4): Current design opened AND is empty AND names diff; design_name exists in project. |
|
if { $cur_design ne $design_name } { |
common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty." |
set design_name [get_property NAME $cur_design] |
} |
common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..." |
|
} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } { |
# USE CASES: |
# 5) Current design opened AND has components AND same names. |
|
set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 1 |
} elseif { [get_files -quiet ${design_name}.bd] ne "" } { |
# USE CASES: |
# 6) Current opened design, has components, but diff names, design_name exists in project. |
# 7) No opened design, design_name exists in project. |
|
set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value." |
set nRet 2 |
|
} else { |
# USE CASES: |
# 8) No opened design, design_name not in project. |
# 9) Current opened design, has components, but diff names, design_name not in project. |
|
common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..." |
|
create_bd_design $design_name |
|
common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design." |
current_bd_design $design_name |
|
} |
|
common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"." |
|
if { $nRet != 0 } { |
catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg} |
return $nRet |
} |
|
################################################################## |
# DESIGN PROCs |
################################################################## |
|
|
|
# Procedure to create entire design; Provide argument to make |
# procedure reusable. If parentCell is "", will use root. |
proc create_root_design { parentCell } { |
|
variable script_folder |
|
if { $parentCell eq "" } { |
set parentCell [get_bd_cells /] |
} |
|
# Get object for parentCell |
set parentObj [get_bd_cells $parentCell] |
if { $parentObj == "" } { |
catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"} |
return |
} |
|
# Make sure parentObj is hier blk |
set parentType [get_property TYPE $parentObj] |
if { $parentType ne "hier" } { |
catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."} |
return |
} |
|
# Save current instance; Restore later |
set oldCurInst [current_bd_instance .] |
|
# Set parent object as current |
current_bd_instance $parentObj |
|
|
# Create interface ports |
set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ] |
set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ] |
set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ] |
set_property -dict [ list \ |
CONFIG.ADDR_WIDTH {32} \ |
CONFIG.DATA_WIDTH {32} \ |
CONFIG.NUM_READ_OUTSTANDING {8} \ |
CONFIG.NUM_WRITE_OUTSTANDING {8} \ |
CONFIG.PROTOCOL {AXI4LITE} \ |
] $M00_AXI |
|
# Create ports |
set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ] |
set_property -dict [ list \ |
CONFIG.ASSOCIATED_BUSIF {M00_AXI} \ |
] $FCLK_CLK0 |
set peripheral_aresetn [ create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn ] |
|
# Create instance: axi_interconnect_0, and set properties |
set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ] |
set_property -dict [ list \ |
CONFIG.NUM_MI {1} \ |
] $axi_interconnect_0 |
|
# Create instance: proc_sys_reset_0, and set properties |
set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ] |
|
# Create instance: processing_system7_0, and set properties |
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ] |
set_property -dict [ list \ |
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \ |
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \ |
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \ |
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \ |
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \ |
CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \ |
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \ |
CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \ |
CONFIG.PCW_CAN0_CAN0_IO {<Select>} \ |
CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \ |
CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \ |
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \ |
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_CAN1_CAN1_IO {<Select>} \ |
CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \ |
CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \ |
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \ |
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \ |
CONFIG.PCW_CLK0_FREQ {100000000} \ |
CONFIG.PCW_CLK1_FREQ {10000000} \ |
CONFIG.PCW_CLK2_FREQ {10000000} \ |
CONFIG.PCW_CLK3_FREQ {10000000} \ |
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \ |
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \ |
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \ |
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \ |
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \ |
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \ |
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \ |
CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \ |
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \ |
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \ |
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \ |
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \ |
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \ |
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \ |
CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \ |
CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \ |
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \ |
CONFIG.PCW_ENET0_ENET0_IO {<Select>} \ |
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} \ |
CONFIG.PCW_ENET0_GRP_MDIO_IO {<Select>} \ |
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \ |
CONFIG.PCW_ENET0_RESET_ENABLE {0} \ |
CONFIG.PCW_ENET0_RESET_IO {<Select>} \ |
CONFIG.PCW_ENET1_ENET1_IO {<Select>} \ |
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \ |
CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \ |
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \ |
CONFIG.PCW_ENET1_RESET_ENABLE {0} \ |
CONFIG.PCW_ENET1_RESET_IO {<Select>} \ |
CONFIG.PCW_ENET_RESET_ENABLE {0} \ |
CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \ |
CONFIG.PCW_ENET_RESET_SELECT {<Select>} \ |
CONFIG.PCW_EN_4K_TIMER {0} \ |
CONFIG.PCW_EN_EMIO_TTC0 {1} \ |
CONFIG.PCW_EN_PTP_ENET0 {1} \ |
CONFIG.PCW_EN_QSPI {1} \ |
CONFIG.PCW_EN_SDIO0 {1} \ |
CONFIG.PCW_EN_TTC0 {1} \ |
CONFIG.PCW_EN_UART1 {1} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {4} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \ |
CONFIG.PCW_FCLK_CLK0_BUF {true} \ |
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \ |
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \ |
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \ |
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \ |
CONFIG.PCW_FTM_CTI_IN0 {<Select>} \ |
CONFIG.PCW_FTM_CTI_IN1 {<Select>} \ |
CONFIG.PCW_FTM_CTI_IN2 {<Select>} \ |
CONFIG.PCW_FTM_CTI_IN3 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \ |
CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \ |
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \ |
CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \ |
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \ |
CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \ |
CONFIG.PCW_I2C0_I2C0_IO {<Select>} \ |
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_I2C0_RESET_ENABLE {0} \ |
CONFIG.PCW_I2C0_RESET_IO {<Select>} \ |
CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \ |
CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \ |
CONFIG.PCW_I2C1_I2C1_IO {<Select>} \ |
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_I2C1_RESET_ENABLE {0} \ |
CONFIG.PCW_I2C1_RESET_IO {<Select>} \ |
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \ |
CONFIG.PCW_I2C_RESET_ENABLE {1} \ |
CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \ |
CONFIG.PCW_I2C_RESET_SELECT {<Select>} \ |
CONFIG.PCW_IOPLL_CTRL_FBDIV {48} \ |
CONFIG.PCW_IO_IO_PLL_FREQMHZ {1600.000} \ |
CONFIG.PCW_MIO_0_DIRECTION {inout} \ |
CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_0_PULLUP {disabled} \ |
CONFIG.PCW_MIO_0_SLEW {slow} \ |
CONFIG.PCW_MIO_10_DIRECTION {inout} \ |
CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_10_PULLUP {disabled} \ |
CONFIG.PCW_MIO_10_SLEW {slow} \ |
CONFIG.PCW_MIO_11_DIRECTION {inout} \ |
CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_11_PULLUP {disabled} \ |
CONFIG.PCW_MIO_11_SLEW {slow} \ |
CONFIG.PCW_MIO_12_DIRECTION {inout} \ |
CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_12_PULLUP {disabled} \ |
CONFIG.PCW_MIO_12_SLEW {slow} \ |
CONFIG.PCW_MIO_13_DIRECTION {inout} \ |
CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_13_PULLUP {disabled} \ |
CONFIG.PCW_MIO_13_SLEW {slow} \ |
CONFIG.PCW_MIO_14_DIRECTION {inout} \ |
CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_14_PULLUP {disabled} \ |
CONFIG.PCW_MIO_14_SLEW {slow} \ |
CONFIG.PCW_MIO_15_DIRECTION {inout} \ |
CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_15_PULLUP {disabled} \ |
CONFIG.PCW_MIO_15_SLEW {slow} \ |
CONFIG.PCW_MIO_16_DIRECTION {inout} \ |
CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_16_PULLUP {disabled} \ |
CONFIG.PCW_MIO_16_SLEW {fast} \ |
CONFIG.PCW_MIO_17_DIRECTION {inout} \ |
CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_17_PULLUP {disabled} \ |
CONFIG.PCW_MIO_17_SLEW {fast} \ |
CONFIG.PCW_MIO_18_DIRECTION {inout} \ |
CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_18_PULLUP {disabled} \ |
CONFIG.PCW_MIO_18_SLEW {fast} \ |
CONFIG.PCW_MIO_19_DIRECTION {inout} \ |
CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_19_PULLUP {disabled} \ |
CONFIG.PCW_MIO_19_SLEW {fast} \ |
CONFIG.PCW_MIO_1_DIRECTION {out} \ |
CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_1_PULLUP {disabled} \ |
CONFIG.PCW_MIO_1_SLEW {fast} \ |
CONFIG.PCW_MIO_20_DIRECTION {inout} \ |
CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_20_PULLUP {disabled} \ |
CONFIG.PCW_MIO_20_SLEW {fast} \ |
CONFIG.PCW_MIO_21_DIRECTION {inout} \ |
CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_21_PULLUP {disabled} \ |
CONFIG.PCW_MIO_21_SLEW {fast} \ |
CONFIG.PCW_MIO_22_DIRECTION {inout} \ |
CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_22_PULLUP {disabled} \ |
CONFIG.PCW_MIO_22_SLEW {fast} \ |
CONFIG.PCW_MIO_23_DIRECTION {inout} \ |
CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_23_PULLUP {disabled} \ |
CONFIG.PCW_MIO_23_SLEW {fast} \ |
CONFIG.PCW_MIO_24_DIRECTION {inout} \ |
CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_24_PULLUP {disabled} \ |
CONFIG.PCW_MIO_24_SLEW {fast} \ |
CONFIG.PCW_MIO_25_DIRECTION {inout} \ |
CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_25_PULLUP {disabled} \ |
CONFIG.PCW_MIO_25_SLEW {fast} \ |
CONFIG.PCW_MIO_26_DIRECTION {inout} \ |
CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_26_PULLUP {disabled} \ |
CONFIG.PCW_MIO_26_SLEW {fast} \ |
CONFIG.PCW_MIO_27_DIRECTION {inout} \ |
CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_27_PULLUP {disabled} \ |
CONFIG.PCW_MIO_27_SLEW {fast} \ |
CONFIG.PCW_MIO_28_DIRECTION {inout} \ |
CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_28_PULLUP {disabled} \ |
CONFIG.PCW_MIO_28_SLEW {fast} \ |
CONFIG.PCW_MIO_29_DIRECTION {inout} \ |
CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_29_PULLUP {disabled} \ |
CONFIG.PCW_MIO_29_SLEW {fast} \ |
CONFIG.PCW_MIO_2_DIRECTION {inout} \ |
CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_2_PULLUP {disabled} \ |
CONFIG.PCW_MIO_2_SLEW {fast} \ |
CONFIG.PCW_MIO_30_DIRECTION {inout} \ |
CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_30_PULLUP {disabled} \ |
CONFIG.PCW_MIO_30_SLEW {fast} \ |
CONFIG.PCW_MIO_31_DIRECTION {inout} \ |
CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_31_PULLUP {disabled} \ |
CONFIG.PCW_MIO_31_SLEW {fast} \ |
CONFIG.PCW_MIO_32_DIRECTION {inout} \ |
CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_32_PULLUP {disabled} \ |
CONFIG.PCW_MIO_32_SLEW {fast} \ |
CONFIG.PCW_MIO_33_DIRECTION {inout} \ |
CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_33_PULLUP {disabled} \ |
CONFIG.PCW_MIO_33_SLEW {fast} \ |
CONFIG.PCW_MIO_34_DIRECTION {inout} \ |
CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_34_PULLUP {disabled} \ |
CONFIG.PCW_MIO_34_SLEW {fast} \ |
CONFIG.PCW_MIO_35_DIRECTION {inout} \ |
CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_35_PULLUP {disabled} \ |
CONFIG.PCW_MIO_35_SLEW {fast} \ |
CONFIG.PCW_MIO_36_DIRECTION {inout} \ |
CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_36_PULLUP {disabled} \ |
CONFIG.PCW_MIO_36_SLEW {fast} \ |
CONFIG.PCW_MIO_37_DIRECTION {inout} \ |
CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_37_PULLUP {disabled} \ |
CONFIG.PCW_MIO_37_SLEW {fast} \ |
CONFIG.PCW_MIO_38_DIRECTION {inout} \ |
CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_38_PULLUP {disabled} \ |
CONFIG.PCW_MIO_38_SLEW {fast} \ |
CONFIG.PCW_MIO_39_DIRECTION {inout} \ |
CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_39_PULLUP {disabled} \ |
CONFIG.PCW_MIO_39_SLEW {fast} \ |
CONFIG.PCW_MIO_3_DIRECTION {inout} \ |
CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_3_PULLUP {disabled} \ |
CONFIG.PCW_MIO_3_SLEW {fast} \ |
CONFIG.PCW_MIO_40_DIRECTION {inout} \ |
CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_40_PULLUP {disabled} \ |
CONFIG.PCW_MIO_40_SLEW {fast} \ |
CONFIG.PCW_MIO_41_DIRECTION {inout} \ |
CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_41_PULLUP {disabled} \ |
CONFIG.PCW_MIO_41_SLEW {fast} \ |
CONFIG.PCW_MIO_42_DIRECTION {inout} \ |
CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_42_PULLUP {disabled} \ |
CONFIG.PCW_MIO_42_SLEW {fast} \ |
CONFIG.PCW_MIO_43_DIRECTION {inout} \ |
CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_43_PULLUP {disabled} \ |
CONFIG.PCW_MIO_43_SLEW {fast} \ |
CONFIG.PCW_MIO_44_DIRECTION {inout} \ |
CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_44_PULLUP {disabled} \ |
CONFIG.PCW_MIO_44_SLEW {fast} \ |
CONFIG.PCW_MIO_45_DIRECTION {inout} \ |
CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_45_PULLUP {disabled} \ |
CONFIG.PCW_MIO_45_SLEW {fast} \ |
CONFIG.PCW_MIO_46_DIRECTION {in} \ |
CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_46_PULLUP {disabled} \ |
CONFIG.PCW_MIO_46_SLEW {slow} \ |
CONFIG.PCW_MIO_47_DIRECTION {in} \ |
CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_47_PULLUP {disabled} \ |
CONFIG.PCW_MIO_47_SLEW {slow} \ |
CONFIG.PCW_MIO_48_DIRECTION {out} \ |
CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_48_PULLUP {disabled} \ |
CONFIG.PCW_MIO_48_SLEW {slow} \ |
CONFIG.PCW_MIO_49_DIRECTION {in} \ |
CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_49_PULLUP {disabled} \ |
CONFIG.PCW_MIO_49_SLEW {slow} \ |
CONFIG.PCW_MIO_4_DIRECTION {inout} \ |
CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_4_PULLUP {disabled} \ |
CONFIG.PCW_MIO_4_SLEW {fast} \ |
CONFIG.PCW_MIO_50_DIRECTION {inout} \ |
CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_50_PULLUP {disabled} \ |
CONFIG.PCW_MIO_50_SLEW {slow} \ |
CONFIG.PCW_MIO_51_DIRECTION {inout} \ |
CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_51_PULLUP {disabled} \ |
CONFIG.PCW_MIO_51_SLEW {slow} \ |
CONFIG.PCW_MIO_52_DIRECTION {inout} \ |
CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_52_PULLUP {disabled} \ |
CONFIG.PCW_MIO_52_SLEW {slow} \ |
CONFIG.PCW_MIO_53_DIRECTION {inout} \ |
CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \ |
CONFIG.PCW_MIO_53_PULLUP {disabled} \ |
CONFIG.PCW_MIO_53_SLEW {slow} \ |
CONFIG.PCW_MIO_5_DIRECTION {inout} \ |
CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_5_PULLUP {disabled} \ |
CONFIG.PCW_MIO_5_SLEW {fast} \ |
CONFIG.PCW_MIO_6_DIRECTION {out} \ |
CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_6_PULLUP {disabled} \ |
CONFIG.PCW_MIO_6_SLEW {fast} \ |
CONFIG.PCW_MIO_7_DIRECTION {out} \ |
CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_7_PULLUP {disabled} \ |
CONFIG.PCW_MIO_7_SLEW {slow} \ |
CONFIG.PCW_MIO_8_DIRECTION {out} \ |
CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_8_PULLUP {disabled} \ |
CONFIG.PCW_MIO_8_SLEW {fast} \ |
CONFIG.PCW_MIO_9_DIRECTION {inout} \ |
CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \ |
CONFIG.PCW_MIO_9_PULLUP {disabled} \ |
CONFIG.PCW_MIO_9_SLEW {slow} \ |
CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO} \ |
CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]} \ |
CONFIG.PCW_NAND_CYCLES_T_AR {1} \ |
CONFIG.PCW_NAND_CYCLES_T_CLR {1} \ |
CONFIG.PCW_NAND_CYCLES_T_RC {2} \ |
CONFIG.PCW_NAND_CYCLES_T_REA {1} \ |
CONFIG.PCW_NAND_CYCLES_T_RR {1} \ |
CONFIG.PCW_NAND_CYCLES_T_WC {2} \ |
CONFIG.PCW_NAND_CYCLES_T_WP {1} \ |
CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \ |
CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \ |
CONFIG.PCW_NAND_NAND_IO {<Select>} \ |
CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_NOR_CS0_T_CEOE {1} \ |
CONFIG.PCW_NOR_CS0_T_PC {1} \ |
CONFIG.PCW_NOR_CS0_T_RC {2} \ |
CONFIG.PCW_NOR_CS0_T_TR {1} \ |
CONFIG.PCW_NOR_CS0_T_WC {2} \ |
CONFIG.PCW_NOR_CS0_T_WP {1} \ |
CONFIG.PCW_NOR_CS0_WE_TIME {0} \ |
CONFIG.PCW_NOR_CS1_T_CEOE {1} \ |
CONFIG.PCW_NOR_CS1_T_PC {1} \ |
CONFIG.PCW_NOR_CS1_T_RC {2} \ |
CONFIG.PCW_NOR_CS1_T_TR {1} \ |
CONFIG.PCW_NOR_CS1_T_WC {2} \ |
CONFIG.PCW_NOR_CS1_T_WP {1} \ |
CONFIG.PCW_NOR_CS1_WE_TIME {0} \ |
CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \ |
CONFIG.PCW_NOR_NOR_IO {<Select>} \ |
CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \ |
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \ |
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \ |
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {8} \ |
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \ |
CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \ |
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \ |
CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \ |
CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \ |
CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \ |
CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \ |
CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \ |
CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \ |
CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \ |
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {8} \ |
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200.000000} \ |
CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \ |
CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \ |
CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \ |
CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \ |
CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \ |
CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \ |
CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \ |
CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \ |
CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \ |
CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \ |
CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \ |
CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \ |
CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \ |
CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \ |
CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_SD1_SD1_IO {<Select>} \ |
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {32} \ |
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \ |
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \ |
CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \ |
CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \ |
CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \ |
CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \ |
CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \ |
CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \ |
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_SPI0_SPI0_IO {<Select>} \ |
CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \ |
CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \ |
CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \ |
CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \ |
CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \ |
CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \ |
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_SPI1_SPI1_IO {<Select>} \ |
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \ |
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \ |
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \ |
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \ |
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \ |
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \ |
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \ |
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \ |
CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \ |
CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \ |
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_TRACE_TRACE_IO {<Select>} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_TTC0_TTC0_IO {EMIO} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_TTC1_TTC1_IO {<Select>} \ |
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_UART0_BAUD_RATE {115200} \ |
CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \ |
CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \ |
CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_UART0_UART0_IO {<Select>} \ |
CONFIG.PCW_UART1_BAUD_RATE {115200} \ |
CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \ |
CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \ |
CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \ |
CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \ |
CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \ |
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {32} \ |
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \ |
CONFIG.PCW_UART_PERIPHERAL_VALID {1} \ |
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \ |
CONFIG.PCW_UIPARAM_DDR_AL {0} \ |
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \ |
CONFIG.PCW_UIPARAM_DDR_BL {8} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \ |
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \ |
CONFIG.PCW_UIPARAM_DDR_CL {7} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \ |
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \ |
CONFIG.PCW_UIPARAM_DDR_CWL {6} \ |
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.061} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \ |
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \ |
CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \ |
CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \ |
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \ |
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \ |
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \ |
CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \ |
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \ |
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \ |
CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \ |
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \ |
CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \ |
CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \ |
CONFIG.PCW_UIPARAM_DDR_T_RP {7} \ |
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \ |
CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \ |
CONFIG.PCW_USB0_RESET_ENABLE {0} \ |
CONFIG.PCW_USB0_RESET_IO {<Select>} \ |
CONFIG.PCW_USB0_USB0_IO {<Select>} \ |
CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \ |
CONFIG.PCW_USB1_RESET_ENABLE {0} \ |
CONFIG.PCW_USB1_RESET_IO {<Select>} \ |
CONFIG.PCW_USB1_USB1_IO {<Select>} \ |
CONFIG.PCW_USB_RESET_ENABLE {1} \ |
CONFIG.PCW_USB_RESET_POLARITY {Active Low} \ |
CONFIG.PCW_USB_RESET_SELECT {<Select>} \ |
CONFIG.PCW_USE_CROSS_TRIGGER {0} \ |
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \ |
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \ |
CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \ |
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \ |
CONFIG.PCW_WDT_WDT_IO {<Select>} \ |
CONFIG.preset {ZedBoard} \ |
] $processing_system7_0 |
|
# Need to retain value_src of defaults |
set_property -dict [ list \ |
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_APU_CLK_RATIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ARMPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_CAN0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_GRP_CLK_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_CAN1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_GRP_CLK_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK0_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK1_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK2_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CLK3_FREQ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDRPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT0_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT1_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT2_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PORT3_HPR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_READPORT_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_RAM_HIGHADDR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_ENET0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET0_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_ENET1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET1_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET_RESET_POLARITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_ENET_RESET_SELECT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_4K_TIMER.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_EMIO_TTC0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_PTP_ENET0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_QSPI.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_SDIO0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_TTC0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_EN_UART1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FCLK_CLK0_BUF.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FPGA_FCLK0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_IN3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_FTM_CTI_OUT3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_EMIO_GPIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_MIO_GPIO_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_GRP_INT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_I2C0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C0_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_GRP_INT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_I2C1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C1_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_RESET_POLARITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_I2C_RESET_SELECT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_IOPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_IO_IO_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_0_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_10_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_11_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_12_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_13_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_14_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_15_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_16_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_17_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_18_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_19_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_1_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_20_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_21_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_22_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_23_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_24_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_25_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_26_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_27_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_28_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_29_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_2_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_30_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_31_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_32_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_33_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_34_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_35_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_36_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_37_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_38_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_39_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_3_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_40_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_41_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_42_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_43_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_44_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_45_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_46_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_47_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_48_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_49_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_4_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_50_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_51_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_52_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_53_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_5_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_6_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_7_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_8_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_DIRECTION.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_IOTYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_PULLUP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_9_SLEW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_TREE_PERIPHERALS.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_MIO_TREE_SIGNALS.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_AR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_CLR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_REA.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_RR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_CYCLES_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_GRP_D8_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_GRP_D8_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_NAND_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NAND_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS0_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_CS1_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_A25_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_A25_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_CS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_GRP_SRAM_INT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_NOR_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_PC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_TR.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_T_WP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PERIPHERAL_BOARD_PRESET.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PJTAG_PJTAG_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PLL_BYPASSMODE_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PRESET_BANK0_VOLTAGE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_PRESET_BANK1_VOLTAGE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_FBCLK_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_IO1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_IO1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_GRP_SS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_QSPI_QSPI_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_CD_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_POW_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_GRP_WP_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD0_SD0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_CD_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_POW_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_GRP_WP_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SD1_SD1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SDIO_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_GRP_SS2_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI0_SPI0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_GRP_SS2_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI1_SPI1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_16BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_2BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_32BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_4BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_GRP_8BIT_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_INTERNAL_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TRACE_TRACE_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC0_TTC0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC1_TTC1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_BAUD_RATE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_GRP_FULL_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART0_UART0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_BAUD_RATE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_GRP_FULL_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART1_UART1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UART_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_AL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_CWL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ECC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_PARTNO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_FAW.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RCD.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_T_RP.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB0_USB0_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_RESET_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB1_USB1_IO.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB_RESET_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB_RESET_POLARITY.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USB_RESET_SELECT.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_USE_CROSS_TRIGGER.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \ |
CONFIG.PCW_WDT_WDT_IO.VALUE_SRC {DEFAULT} \ |
] $processing_system7_0 |
|
# Create interface connections |
connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports M00_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI] |
connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR] |
connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO] |
connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0] |
|
# Create port connections |
connect_bd_net -net ARESETN_1 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn] |
connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] |
connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] |
connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] |
|
# Create address segments |
create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M00_AXI/Reg] SEG_M00_AXI_Reg |
|
# Perform GUI Layout |
regenerate_bd_layout -layout_string { |
guistr: "# # String gsaved with Nlview 6.5.12 2016-01-29 bk=1.3547 VDI=39 GEI=35 GUI=JA:1.6 |
# -string -flagsOSRD |
preplace port DDR -pg 1 -y 20 -defaultsOSRD |
preplace port FIXED_IO -pg 1 -y 60 -defaultsOSRD |
preplace port FCLK_CLK0 -pg 1 -y 40 -defaultsOSRD |
preplace port M00_AXI -pg 1 -y 80 -defaultsOSRD |
preplace portBus peripheral_aresetn -pg 1 -y 100 -defaultsOSRD |
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 340 -defaultsOSRD |
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -y 120 -defaultsOSRD |
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 580 -defaultsOSRD |
preplace netloc processing_system7_0_DDR 1 1 1 450 |
preplace netloc processing_system7_0_M_AXI_GP0 1 0 2 20 450 430 |
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 50 440 440 |
preplace netloc ARESETN_1 1 0 2 40 250 430 |
preplace netloc processing_system7_0_FIXED_IO 1 1 1 480 |
preplace netloc axi_interconnect_0_M00_AXI 1 1 1 460 |
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 2 50 240 490 |
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 30 430 470 |
levelinfo -pg 1 0 240 510 -top 0 -bot 700 |
", |
} |
|
# Restore current instance |
current_bd_instance $oldCurInst |
|
save_bd_design |
} |
# End of create_root_design() |
|
|
################################################################## |
# MAIN FLOW |
################################################################## |
|
create_root_design "" |
|
|
/zed_board/syn/vivado_16_2/vivado_16_2.srcs/sources_1/bd/zync/zync.bd
0,0 → 1,1089
<?xml version="1.0" encoding="UTF-8" standalone="no" ?> |
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:isValidated="true" bd:synthFlowMode="None" bd:tool_version="2016.2" bd:top="zync" bd:version="1.00.a"> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram</spirit:library> |
<spirit:name>zync</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>isTop</spirit:name> |
<spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value> |
</spirit:parameter> |
</spirit:parameters> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>DDR</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="ddrx" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="ddrx_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>TIMEPERIOD_PS</spirit:name> |
<spirit:value>1250</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>MEMORY_TYPE</spirit:name> |
<spirit:value>COMPONENTS</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>DATA_WIDTH</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CS_ENABLED</spirit:name> |
<spirit:value>true</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>DATA_MASK_ENABLED</spirit:name> |
<spirit:value>true</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>SLOT</spirit:name> |
<spirit:value>Single</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>MEM_ADDR_MAP</spirit:name> |
<spirit:value>ROW_COLUMN_BANK</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>BURST_LENGTH</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>AXI_ARBITRATION_SCHEME</spirit:name> |
<spirit:value>TDM</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CAS_LATENCY</spirit:name> |
<spirit:value>11</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CAS_WRITE_LATENCY</spirit:name> |
<spirit:value>11</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>FIXED_IO</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="display_processing_system7" spirit:name="fixedio" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="display_processing_system7" spirit:name="fixedio_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>DATA_WIDTH</spirit:name> |
<spirit:value>32</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PROTOCOL</spirit:name> |
<spirit:value>AXI4LITE</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>FREQ_HZ</spirit:name> |
<spirit:value>100000000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ID_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="ip_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ADDR_WIDTH</spirit:name> |
<spirit:value>32</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>AWUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ARUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>WUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>RUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>BUSER_WIDTH</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>READ_WRITE_MODE</spirit:name> |
<spirit:value>READ_WRITE</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_BURST</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_LOCK</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_PROT</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_CACHE</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_QOS</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_REGION</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_WSTRB</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_BRESP</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>HAS_RRESP</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>SUPPORTS_NARROW_BURST</spirit:name> |
<spirit:value>0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="ip_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>NUM_READ_OUTSTANDING</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>NUM_WRITE_OUTSTANDING</spirit:name> |
<spirit:value>8</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>MAX_BURST_LENGTH</spirit:name> |
<spirit:value>1</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="ip_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PHASE</spirit:name> |
<spirit:value>0.000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CLK_DOMAIN</spirit:name> |
<spirit:value>zync_processing_system7_0_0_FCLK_CLK0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.FCLK_CLK0</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>FCLK_CLK0</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>FREQ_HZ</spirit:name> |
<spirit:value>100000000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>PHASE</spirit:name> |
<spirit:value>0.000</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>CLK_DOMAIN</spirit:name> |
<spirit:value>zync_processing_system7_0_0_FCLK_CLK0</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="default_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M00_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.PERIPHERAL_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>peripheral_aresetn</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>POLARITY</spirit:name> |
<spirit:value>ACTIVE_LOW</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="const_prop"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="zync_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>FCLK_CLK0</spirit:name> |
<spirit:wire> |
<spirit:direction>out</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>peripheral_aresetn</spirit:name> |
<spirit:wire> |
<spirit:direction>out</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
<spirit:memoryMaps> |
<spirit:memoryMap> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:addressBlock> |
<spirit:name>Reg</spirit:name> |
<spirit:baseAddress>0</spirit:baseAddress> |
<spirit:range>64K</spirit:range> |
<spirit:width>32</spirit:width> |
<spirit:usage>register</spirit:usage> |
</spirit:addressBlock> |
</spirit:memoryMap> |
</spirit:memoryMaps> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram</spirit:library> |
<spirit:name>zync_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>axi_interconnect_0</spirit:instanceName> |
<spirit:componentRef spirit:library="BlockDiagram/zync_imp" spirit:name="axi_interconnect_0" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_axi_interconnect_0_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="NUM_MI">1</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="appcore">xilinx.com:ip:axi_interconnect:2.1</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
<spirit:componentInstance> |
<spirit:instanceName>proc_sys_reset_0</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="proc_sys_reset" spirit:vendor="xilinx.com" spirit:version="5.0"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_proc_sys_reset_0_0</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
<spirit:componentInstance> |
<spirit:instanceName>processing_system7_0</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="processing_system7" spirit:vendor="xilinx.com" spirit:version="5.5"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_processing_system7_0_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="PCW_ENET0_PERIPHERAL_ENABLE">0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="PCW_USB0_PERIPHERAL_ENABLE">0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="preset">ZedBoard</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections> |
<spirit:interconnection> |
<spirit:name>processing_system7_0_M_AXI_GP0</spirit:name> |
<spirit:activeInterface spirit:busRef="S00_AXI" spirit:componentRef="axi_interconnect_0"/> |
<spirit:activeInterface spirit:busRef="M_AXI_GP0" spirit:componentRef="processing_system7_0"/> |
</spirit:interconnection> |
</spirit:interconnections> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>ARESETN_1</spirit:name> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="interconnect_aresetn"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>proc_sys_reset_0_peripheral_aresetn</spirit:name> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="peripheral_aresetn"/> |
<spirit:externalPortReference spirit:portRef="peripheral_aresetn"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="M00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="S00_ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>processing_system7_0_FCLK_CLK0</spirit:name> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="FCLK_CLK0"/> |
<spirit:externalPortReference spirit:portRef="FCLK_CLK0"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="ACLK"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="M00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="axi_interconnect_0" spirit:portRef="S00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="slowest_sync_clk"/> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="M_AXI_GP0_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>processing_system7_0_FCLK_RESET0_N</spirit:name> |
<spirit:internalPortReference spirit:componentRef="processing_system7_0" spirit:portRef="FCLK_RESET0_N"/> |
<spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="ext_reset_in"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="DDR/processing_system7_0_DDR"> |
<spirit:activeInterface spirit:busRef="DDR" spirit:componentRef="processing_system7_0"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="FIXED_IO/processing_system7_0_FIXED_IO"> |
<spirit:activeInterface spirit:busRef="FIXED_IO" spirit:componentRef="processing_system7_0"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="M00_AXI/axi_interconnect_0_M00_AXI"> |
<spirit:activeInterface spirit:busRef="M00_AXI" spirit:componentRef="axi_interconnect_0"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp</spirit:library> |
<spirit:name>axi_interconnect_0</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>S00_AXI</spirit:name> |
<spirit:slave/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>M00_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.S00_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S00_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>S00_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>S00_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.S00_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S00_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.M00_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M00_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M00_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>M00_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.M00_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M00_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram/zync_imp" spirit:name="axi_interconnect_0_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S00_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S00_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M00_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M00_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp</spirit:library> |
<spirit:name>axi_interconnect_0_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>s00_couplers</spirit:instanceName> |
<spirit:componentRef spirit:library="BlockDiagram/zync_imp/axi_interconnect_0_imp" spirit:name="s00_couplers" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections/> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>axi_interconnect_0_ACLK_net</spirit:name> |
<spirit:externalPortReference spirit:portRef="M00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>axi_interconnect_0_ARESETN_net</spirit:name> |
<spirit:externalPortReference spirit:portRef="M00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ARESETN"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S00_ACLK_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S00_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ACLK"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S00_ARESETN_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S00_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ARESETN"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="S00_AXI/axi_interconnect_0_to_s00_couplers"> |
<spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="s00_couplers"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="M00_AXI/s00_couplers_to_axi_interconnect_0"> |
<spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="s00_couplers"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp/axi_interconnect_0_imp</spirit:library> |
<spirit:name>s00_couplers</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:busInterfaces> |
<spirit:busInterface> |
<spirit:name>M_AXI</spirit:name> |
<spirit:master/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>S_AXI</spirit:name> |
<spirit:slave/> |
<spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.M_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>M_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>M_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.M_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>M_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>CLK.S_ACLK</spirit:name> |
<spirit:displayName>Clk</spirit:displayName> |
<spirit:description>Clock</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>CLK</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S_ACLK</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
<spirit:parameters> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_BUSIF</spirit:name> |
<spirit:value>S_AXI</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
<spirit:parameter> |
<spirit:name>ASSOCIATED_RESET</spirit:name> |
<spirit:value>S_ARESETN</spirit:value> |
<spirit:vendorExtensions> |
<bd:configElementInfos> |
<bd:configElementInfo bd:valueSource="user"/> |
</bd:configElementInfos> |
</spirit:vendorExtensions> |
</spirit:parameter> |
</spirit:parameters> |
</spirit:busInterface> |
<spirit:busInterface> |
<spirit:name>RST.S_ARESETN</spirit:name> |
<spirit:displayName>Reset</spirit:displayName> |
<spirit:description>Reset</spirit:description> |
<spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/> |
<spirit:slave/> |
<spirit:portMaps> |
<spirit:portMap> |
<spirit:logicalPort> |
<spirit:name>RST</spirit:name> |
</spirit:logicalPort> |
<spirit:physicalPort> |
<spirit:name>S_ARESETN</spirit:name> |
</spirit:physicalPort> |
</spirit:portMap> |
</spirit:portMaps> |
</spirit:busInterface> |
</spirit:busInterfaces> |
<spirit:model> |
<spirit:views> |
<spirit:view> |
<spirit:name>BlockDiagram</spirit:name> |
<spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier> |
<spirit:hierarchyRef spirit:library="BlockDiagram/zync_imp/axi_interconnect_0_imp" spirit:name="s00_couplers_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/> |
</spirit:view> |
</spirit:views> |
<spirit:ports> |
<spirit:port> |
<spirit:name>M_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>M_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S_ACLK</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
</spirit:wire> |
</spirit:port> |
<spirit:port> |
<spirit:name>S_ARESETN</spirit:name> |
<spirit:wire> |
<spirit:direction>in</spirit:direction> |
<spirit:vector> |
<spirit:left>0</spirit:left> |
<spirit:right>0</spirit:right> |
</spirit:vector> |
</spirit:wire> |
</spirit:port> |
</spirit:ports> |
</spirit:model> |
</spirit:component> |
|
<spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>BlockDiagram/zync_imp/axi_interconnect_0_imp</spirit:library> |
<spirit:name>s00_couplers_imp</spirit:name> |
<spirit:version>1.00.a</spirit:version> |
<spirit:componentInstances> |
<spirit:componentInstance> |
<spirit:instanceName>auto_pc</spirit:instanceName> |
<spirit:componentRef spirit:library="ip" spirit:name="axi_protocol_converter" spirit:vendor="xilinx.com" spirit:version="2.1"/> |
<spirit:configurableElementValues> |
<spirit:configurableElementValue spirit:referenceId="bd:xciName">zync_auto_pc_0</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="SI_PROTOCOL">AXI3</spirit:configurableElementValue> |
<spirit:configurableElementValue spirit:referenceId="MI_PROTOCOL">AXI4LITE</spirit:configurableElementValue> |
</spirit:configurableElementValues> |
</spirit:componentInstance> |
</spirit:componentInstances> |
<spirit:interconnections/> |
<spirit:adHocConnections> |
<spirit:adHocConnection> |
<spirit:name>S_ACLK_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S_ACLK"/> |
<spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aclk"/> |
</spirit:adHocConnection> |
<spirit:adHocConnection> |
<spirit:name>S_ARESETN_1</spirit:name> |
<spirit:externalPortReference spirit:portRef="S_ARESETN"/> |
<spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aresetn"/> |
</spirit:adHocConnection> |
</spirit:adHocConnections> |
<spirit:hierConnections> |
<spirit:hierConnection spirit:interfaceRef="M_AXI/auto_pc_to_s00_couplers"> |
<spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="auto_pc"/> |
</spirit:hierConnection> |
<spirit:hierConnection spirit:interfaceRef="S_AXI/s00_couplers_to_auto_pc"> |
<spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="auto_pc"/> |
</spirit:hierConnection> |
</spirit:hierConnections> |
</spirit:design> |
|
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"> |
<spirit:vendor>xilinx.com</spirit:vendor> |
<spirit:library>Addressing/processing_system7_0</spirit:library> |
<spirit:name>processing_system7</spirit:name> |
<spirit:version>5.5</spirit:version> |
<spirit:addressSpaces> |
<spirit:addressSpace> |
<spirit:name>Data</spirit:name> |
<spirit:range>4G</spirit:range> |
<spirit:width>32</spirit:width> |
<spirit:segments> |
<spirit:segment> |
<spirit:name>SEG_M00_AXI_Reg</spirit:name> |
<spirit:displayName>/M00_AXI/Reg</spirit:displayName> |
<spirit:addressOffset>0x43C00000</spirit:addressOffset> |
<spirit:range>64K</spirit:range> |
</spirit:segment> |
</spirit:segments> |
</spirit:addressSpace> |
</spirit:addressSpaces> |
</spirit:component> |
|
</bd:repository> |
/zed_board/syn/vivado_16_2/vivado_16_2.xpr
0,0 → 1,128
<?xml version="1.0" encoding="UTF-8"?> |
<!-- Product Version: Vivado v2016.2 (64-bit) --> |
<!-- --> |
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. --> |
|
<Project Version="7" Minor="14" Path="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.xpr"> |
<DefaultLaunch Dir="$PRUNDIR"/> |
<Configuration> |
<Option Name="Id" Val="b8faf35afd194b41b89bda128b136595"/> |
<Option Name="Part" Val="xc7z020clg484-1"/> |
<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/> |
<Option Name="CompiledLibDirXSim" Val=""/> |
<Option Name="CompiledLibDirModelSim" Val="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.cache/compile_simlib/modelsim"/> |
<Option Name="CompiledLibDirQuesta" Val="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.cache/compile_simlib/questa"/> |
<Option Name="CompiledLibDirIES" Val="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.cache/compile_simlib/ies"/> |
<Option Name="CompiledLibDirVCS" Val="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.cache/compile_simlib/vcs"/> |
<Option Name="CompiledLibDirRiviera" Val="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.cache/compile_simlib/riviera"/> |
<Option Name="CompiledLibDirActivehdl" Val="C:/qaz/projects/qaz_libs/zed_board/syn/vivado_16_2/vivado_16_2.cache/compile_simlib/activehdl"/> |
<Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/> |
<Option Name="ActiveSimSet" Val="sim_1"/> |
<Option Name="DefaultLib" Val="xil_defaultlib"/> |
<Option Name="EnableCoreContainer" Val="FALSE"/> |
<Option Name="CreateRefXciForCoreContainers" Val="FALSE"/> |
<Option Name="IPUserFilesDir" Val="$PPRDIR/vivado_16_2.ip_user_files"/> |
<Option Name="IPStaticSourceDir" Val="$PPRDIR/vivado_16_2.ip_user_files/ipstatic"/> |
<Option Name="EnableBDX" Val="FALSE"/> |
<Option Name="DSABoardId" Val="zed"/> |
<Option Name="WTXSimLaunchSim" Val="0"/> |
<Option Name="WTModelSimLaunchSim" Val="0"/> |
<Option Name="WTQuestaLaunchSim" Val="0"/> |
<Option Name="WTIesLaunchSim" Val="0"/> |
<Option Name="WTVcsLaunchSim" Val="0"/> |
<Option Name="WTRivieraLaunchSim" Val="0"/> |
<Option Name="WTActivehdlLaunchSim" Val="0"/> |
<Option Name="WTXSimExportSim" Val="1"/> |
<Option Name="WTModelSimExportSim" Val="1"/> |
<Option Name="WTQuestaExportSim" Val="1"/> |
<Option Name="WTIesExportSim" Val="1"/> |
<Option Name="WTVcsExportSim" Val="1"/> |
<Option Name="WTRivieraExportSim" Val="1"/> |
<Option Name="WTActivehdlExportSim" Val="1"/> |
</Configuration> |
<FileSets Version="1" Minor="31"> |
<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1"> |
<Filter Type="Srcs"/> |
<File Path="$PSRCDIR/sources_1/bd/zync/zync.bd"> |
<FileInfo> |
<Attr Name="UsedIn" Val="synthesis"/> |
<Attr Name="UsedIn" Val="implementation"/> |
<Attr Name="UsedIn" Val="simulation"/> |
</FileInfo> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_auto_pc_0/zync_auto_pc_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_processing_system7_0_0/zync_processing_system7_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_axi_interconnect_0_0/zync_axi_interconnect_0_0.xci"/> |
<CompFileExtendedInfo CompFileName="zync.bd" FileRelPathName="ip/zync_proc_sys_reset_0_0/zync_proc_sys_reset_0_0.xci"/> |
</File> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopAutoSet" Val="TRUE"/> |
</Config> |
</FileSet> |
<FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1"> |
<Filter Type="Constrs"/> |
<Config> |
<Option Name="ConstrsType" Val="XDC"/> |
</Config> |
</FileSet> |
<FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1"> |
<Config> |
<Option Name="DesignMode" Val="RTL"/> |
<Option Name="TopAutoSet" Val="TRUE"/> |
<Option Name="TransportPathDelay" Val="0"/> |
<Option Name="TransportIntDelay" Val="0"/> |
<Option Name="SrcSet" Val="sources_1"/> |
</Config> |
</FileSet> |
</FileSets> |
<Simulators> |
<Simulator Name="XSim"> |
<Option Name="Description" Val="Vivado Simulator"/> |
<Option Name="CompiledLib" Val="0"/> |
</Simulator> |
<Simulator Name="ModelSim"> |
<Option Name="Description" Val="ModelSim Simulator"/> |
</Simulator> |
<Simulator Name="Questa"> |
<Option Name="Description" Val="Questa Advanced Simulator"/> |
</Simulator> |
<Simulator Name="IES"> |
<Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/> |
</Simulator> |
<Simulator Name="VCS"> |
<Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/> |
</Simulator> |
<Simulator Name="Riviera"> |
<Option Name="Description" Val="Riviera-PRO Simulator"/> |
</Simulator> |
<Simulator Name="ActiveHDL"> |
<Option Name="Description" Val="Active-HDL Simulator"/> |
</Simulator> |
</Simulators> |
<Runs Version="1" Minor="10"> |
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"> |
<Desc>Vivado Synthesis Defaults</Desc> |
</StratHandle> |
<Step Id="synth_design"/> |
</Strategy> |
</Run> |
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true"> |
<Strategy Version="1" Minor="2"> |
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"> |
<Desc>Default settings for Implementation.</Desc> |
</StratHandle> |
<Step Id="init_design"/> |
<Step Id="opt_design"/> |
<Step Id="power_opt_design"/> |
<Step Id="place_design"/> |
<Step Id="post_place_power_opt_design"/> |
<Step Id="phys_opt_design"/> |
<Step Id="route_design"/> |
<Step Id="post_route_phys_opt_design"/> |
<Step Id="write_bitstream"/> |
</Strategy> |
</Run> |
</Runs> |
</Project> |