OpenCores
URL https://opencores.org/ocsvn/robust_axi_fabric/robust_axi_fabric/trunk

Subversion Repositories robust_axi_fabric

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /robust_axi_fabric/trunk
    from Rev 14 to Rev 15
    Reverse comparison

Rev 14 → Rev 15

/run/run.bat
1,6 → 1,4
 
echo off
 
..\..\..\robust.exe ../src/base/ic.v -od out -I ../src/gen -list list.txt -listpath -header
 
echo Completed RobustVerilog fabric run - results in run/out/
..\..\..\robust.exe ../src/base/ic.v -od out -I ../src/gen -list list.txt -listpath -header -gui
/run/run.sh
1,5 → 1,3
#!/bin/bash
 
../../../robust ../src/base/ic.v -od out -I ../src/gen -list list.txt -listpath -header ${@}
 
echo Completed RobustVerilog fabric run - results in run/out/
../../../robust ../src/base/ic.v -od out -I ../src/gen -list list.txt -listpath -header -gui ${@}
/src/base/def_ic.txt
31,12 → 31,12
 
SWAP #FFD #1 ##flip-flop delay
 
SWAP PREFIX fabric_MASTER_NUM_SLAVE_NUM ##prefix for all module and file names
SWAP.USER PREFIX fabric_MASTER_NUM_SLAVE_NUM ##prefix for all module and file names
 
SWAP MASTER_NUM 3 ##number of masters
SWAP SLAVE_NUM 6 ##number of slaves
SWAP.USER MASTER_NUM 3 ##number of masters
SWAP.USER SLAVE_NUM 6 ##number of slaves
 
DEFINE DEF_DECERR_SLV ##use interanl decode slave error
DEFINE.USER DEF_DECERR_SLV ##use interanl decode slave error
 
SWAP ID_BITS 3 ##AXI ID bits
LOOP M0_IDX 2 ##number of IDs for master 0
47,9 → 47,9
LOOP M2_IDX 1 ##number of IDs for master 2
SWAP ID_M2_ID0 ID_BITS'b101 ##master 2 ID0
SWAP CMD_DEPTH 8 ##AXI command depth for read and write
SWAP.USER CMD_DEPTH 8 ##AXI command depth for read and write
 
SWAP DATA_BITS 64 ##AXI data bits
SWAP ADDR_BITS 32 ##AXI address bits
SWAP.USER DATA_BITS 64 ##AXI data bits
SWAP.USER ADDR_BITS 32 ##AXI address bits
 
SWAP USER_BITS 4 ##AXI user bits
SWAP.USER USER_BITS 4 ##AXI user bits
/src/base/def_ic_static.txt
28,6 → 28,8
//////////////////////////////////////////////////////////////////##>
 
##Static defines
SWAP MODEL_NAME AXI interconnect fabric
 
SWAP MSTRS MASTER_NUM
SWAP SLVS EXPR(SLAVE_NUM+DVAL(DEF_DECERR_SLV))
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.