OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /sdr_ctrl/trunk/verif
    from Rev 2 to Rev 5
    Reverse comparison

Rev 2 → Rev 5

/run/filelist.f
0,0 → 1,11
+define+S50 \
+incdir+../../rtl/core \
../tb/tb.sv \
../model/IS42VM16400K.V
../model/mt48lc2m32b2.v \
../../rtl/core/sdrc_core.v \
../../rtl/core/sdrc_bank_ctl.v \
../../rtl/core/sdrc_bank_fsm.v \
../../rtl/core/sdrc_bs_convert.v \
../../rtl/core/sdrc_req_gen.v \
../../rtl/core/sdrc_xfr_ctl.v
run/filelist.f Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: run/compile.modelsim =================================================================== --- run/compile.modelsim (nonexistent) +++ run/compile.modelsim (revision 5) @@ -0,0 +1,10 @@ +#!/bin/csh + +if(! -e work) then + vlib work +else + \rm -rf work + vlib work +endif + +vlog -work work +define+$1 -f filelist.f
run/compile.modelsim Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: run/run.do =================================================================== --- run/run.do (nonexistent) +++ run/run.do (revision 5) @@ -0,0 +1 @@ +run -all Index: run/read.me =================================================================== --- run/read.me (nonexistent) +++ run/read.me (revision 5) @@ -0,0 +1,10 @@ +1. To run SDRM 16 Bit Test + run_modelsim SDR_16BITa + Note: All the logs will be prefixed with SDR_16BBIT +2. To run SDRAM 32 Bit Test + run_modelsim SDR_32BIT + Note: All the logs will be prefixed with SDR_32BBIT +3. to debug the test in modelsim + ./compile_modelsim + vsim tb_top & +
run/read.me Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: run/run_all =================================================================== --- run/run_all (nonexistent) +++ run/run_all (revision 5) @@ -0,0 +1,12 @@ +#!/bin/csh -f + +echo "#############################" +echo " INITIATING SDR 16 BIT Tests" +echo ############################## +./run_modelsim SDR_16BIT | tee ../log/sdr16_sim.log + +echo "#############################" +echo " INITIATING SDR 32 BIT Tests" +echo ############################## +./run_modelsim SDR_32BIT | tee ../log/sdr32_sim.log +
run/run_all Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: run/run_modelsim =================================================================== --- run/run_modelsim (nonexistent) +++ run/run_modelsim (revision 5) @@ -0,0 +1,78 @@ +#!/bin/csh -f +# +# test all programs with SDRAM CONTROLLER +# + +set failedm = 0; +set all_testsm = 0; + +set sdr_tests =(basic_test1 ) +#set misc_tests=( ) + + +echo " Compiling with MODELSIM in $1 Mode " + +./compile.modelsim $1 | tee ../log/$1_complie.log + + +if ($status != 0) then + echo "#### Compile : FAILED" + echo "" + cat ../log/complie.log + exit +else + echo "#### Compile : PASSED" +endif + + +echo "" +echo "###########################################" +echo " Runing GMAC/SPI/UART test programs " +echo "###########################################" + +set i = 0; + echo "###########################################" +foreach run_test ($sdr_tests) + @ i += 1; + #echo "" + echo "### Running test ${i}: ${run_test}" + + vsim -do run.do -c tb_top +${run_test} | tee ../log/run.log + if ($status != 0) then + cat ../log/run.log + exit + else if (`tail ../log/run.log | grep PASSED` == "") then + echo "### test ${i}: ${run_test} --> FAILED" + @ failedm += 1; + @ all_testsm += 1; + else + echo "### test ${i}: ${run_test} --> PASSED" + @ all_testsm += 1; + endif + + mv ../log/run.log ../log/$1_${run_test}.log + + +end + echo "###########################################" + + +set i = 0; +echo "" +echo "###########################################" +echo "### Test Logs " +foreach run_test ($sdr_tests) + @ i += 1; + echo " test ${i}: ../log/$1_${run_test}.log" + +end + echo "###########################################" + + +echo "" +echo "###########################################" +echo "### Test Summary " +echo "### " +echo "### Failed $failedm of $all_testsm $1 tests" +echo "###########################################" +
run/run_modelsim Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.