URL
https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk
Subversion Repositories spacewire_light
Compare Revisions
- This comparison shows the changes necessary to convert path
/spacewire_light/trunk/syn
- from Rev 3 to Rev 2
- ↔ Reverse comparison
Rev 3 → Rev 2
/streamtest_gr-xc3s1500/streamtest.ucf
File deleted
/streamtest_gr-xc3s1500/streamtest_top.vhd
File deleted
/streamtest_gr-xc3s1500/Makefile
File deleted
/spwstream_gr-xc3s1500/spwstream_top.vhd
50,7 → 50,6
spwstream_inst: spwstream |
generic map ( |
sysfreq => 60.0e6, |
txclkfreq => 240.0e6, |
rximpl => impl_fast, |
rxchunk => 4, |
tximpl => impl_fast, |
/spwstream_gr-xc3s1500/Makefile
60,7 → 60,7
$(RM) $(PROJ).twx $(PROJ).twr |
$(RM) $(PROJ).pcf $(PROJ)_map.mrp $(PROJ)_map.ncd $(PROJ)_map.ngm |
$(RM) $(PROJ).ncd $(PROJ).pad $(PROJ).par $(PROJ).xpi $(PROJ)_pad.csv $(PROJ)_pad.txt |
$(RM) $(PROJ).bit $(PROJ).bgn $(PROJ).drc |
$(RM) $(PROJ).bit $(PROJ).bgn $(PROJ).drca |
$(RM) $(PROJ).ptwx $(PROJ).unroutes *.xrpt $(PROJ)_summary.xml $(PROJ)_usage.xml $(PROJ)_map.map |
|
bitfile : $(PROJ).bit |
/streamtest_digilent-xc3s200/streamtest_top.vhd
1,6 → 1,5
-- |
-- Test of spwstream on Digilent XC3S200 board. |
-- 60 MHz system clock, 200 MHz receive clock and transmit clock. |
-- |
-- LED 0 = link started |
-- LED 1 = link connecting |
99,7 → 98,6
component streamtest is |
generic ( |
sysfreq: real; |
txclkfreq: real; |
tickdiv: integer range 12 to 24 := 20; |
rximpl: spw_implementation_type := impl_generic; |
rxchunk: integer range 1 to 4 := 1; |
175,7 → 173,6
streamtest_inst: streamtest |
generic map ( |
sysfreq => 60.0e6, |
txclkfreq => 200.0e6, |
tickdiv => 22, |
rximpl => impl_fast, |
rxchunk => 4, |