OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /versatile_library/trunk/rtl/verilog
    from Rev 152 to Rev 151
    Reverse comparison

Rev 152 → Rev 151

/versatile_library.v
7464,7 → 7464,7
endcase
end
endgenerate
engenerate
 
endmodule
`endif
/versatile_library_actel.v
5186,7 → 5186,7
default: dout = din << s;
endcase
end
endgenerate
engenerate
endmodule
// logic unit
// supporting the following logic functions
/versatile_library_altera.v
5281,7 → 5281,7
default: dout = din << s;
endcase
end
endgenerate
engenerate
endmodule
// logic unit
// supporting the following logic functions
/arith.v
205,7 → 205,7
endcase
end
endgenerate
engenerate
 
endmodule
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.