URL
https://opencores.org/ocsvn/versatile_library/versatile_library/trunk
Subversion Repositories versatile_library
Compare Revisions
- This comparison shows the changes necessary to convert path
/versatile_library
- from Rev 22 to Rev 23
- ↔ Reverse comparison
Rev 22 → Rev 23
/trunk/rtl/verilog/memories.v
386,12 → 386,7
input rd_rst; |
|
wire [addr_width:1] wadr, wadr_bin, radr, radr_bin; |
/* |
vl_fifo_1r1w_async ( |
d, wr, fifo_full, wr_clk, wr_rst, |
q, rd, fifo_empty, rd_clk, rd_rst |
); |
*/ |
|
vl_cnt_gray_ce_bin |
# ( .length(addr_width)) |
fifo_wr_adr( .cke(wr), .q(wadr), .q_bin(wadr_bin), .rst(wr_rst), .clk(wr_clk)); |
398,7 → 393,7
|
vl_cnt_gray_ce_bin |
# (.length(addr_width)) |
fifo_rd_adr( .cke(wr), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_rst)); |
fifo_rd_adr( .cke(rd), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_clk)); |
|
vl_dpram_1r1w |
# (.data_width(data_width), .addr_width(addr_width)) |
/trunk/rtl/verilog/versatile_library.v
2407,12 → 2407,7
input rd_rst; |
|
wire [addr_width:1] wadr, wadr_bin, radr, radr_bin; |
/* |
vl_fifo_1r1w_async ( |
d, wr, fifo_full, wr_clk, wr_rst, |
q, rd, fifo_empty, rd_clk, rd_rst |
); |
*/ |
|
vl_cnt_gray_ce_bin |
# ( .length(addr_width)) |
fifo_wr_adr( .cke(wr), .q(wadr), .q_bin(wadr_bin), .rst(wr_rst), .clk(wr_clk)); |
2419,7 → 2414,7
|
vl_cnt_gray_ce_bin |
# (.length(addr_width)) |
fifo_rd_adr( .cke(wr), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_rst)); |
fifo_rd_adr( .cke(rd), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_clk)); |
|
vl_dpram_1r1w |
# (.data_width(data_width), .addr_width(addr_width)) |
/trunk/rtl/verilog/versatile_library_actel.v
1952,18 → 1952,12
input rd_clk; |
input rd_rst; |
wire [addr_width:1] wadr, wadr_bin, radr, radr_bin; |
/* |
vl_fifo_1r1w_async ( |
d, wr, fifo_full, wr_clk, wr_rst, |
q, rd, fifo_empty, rd_clk, rd_rst |
); |
*/ |
vl_cnt_gray_ce_bin |
# ( .length(addr_width)) |
fifo_wr_adr( .cke(wr), .q(wadr), .q_bin(wadr_bin), .rst(wr_rst), .clk(wr_clk)); |
vl_cnt_gray_ce_bin |
# (.length(addr_width)) |
fifo_rd_adr( .cke(wr), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_rst)); |
fifo_rd_adr( .cke(rd), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_clk)); |
vl_dpram_1r1w |
# (.data_width(data_width), .addr_width(addr_width)) |
dpram ( .d_a(d), .adr_a(wadr_bin), .we_a(wr), .clk_a(wr_clk), .q_b(q), .adr_b(radr_bin), .clk_b(rd_clk)); |
/trunk/rtl/verilog/versatile_library_altera.v
1938,18 → 1938,12
input rd_clk; |
input rd_rst; |
wire [addr_width:1] wadr, wadr_bin, radr, radr_bin; |
/* |
vl_fifo_1r1w_async ( |
d, wr, fifo_full, wr_clk, wr_rst, |
q, rd, fifo_empty, rd_clk, rd_rst |
); |
*/ |
vl_cnt_gray_ce_bin |
# ( .length(addr_width)) |
fifo_wr_adr( .cke(wr), .q(wadr), .q_bin(wadr_bin), .rst(wr_rst), .clk(wr_clk)); |
vl_cnt_gray_ce_bin |
# (.length(addr_width)) |
fifo_rd_adr( .cke(wr), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_rst)); |
fifo_rd_adr( .cke(rd), .q(radr), .q_bin(radr_bin), .rst(rd_rst), .clk(rd_clk)); |
vl_dpram_1r1w |
# (.data_width(data_width), .addr_width(addr_width)) |
dpram ( .d_a(d), .adr_a(wadr_bin), .we_a(wr), .clk_a(wr_clk), .q_b(q), .adr_b(radr_bin), .clk_b(rd_clk)); |