OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /versatile_library
    from Rev 116 to Rev 117
    Reverse comparison

Rev 116 → Rev 117

/trunk/rtl/verilog/versatile_library.v
5863,6 → 5863,7
.adr_width(shadow_mem_adr_width),
.mem_size(shadow_mem_size),
.memory_init(shadow_mem_init),
.memory_file(shadow_mem_file),
.mode(mode))
shadow_mem0 (
.wbs_dat_i(wbs_dat_i),
/trunk/rtl/verilog/versatile_library_actel.v
2623,6 → 2623,7
.adr_width(shadow_mem_adr_width),
.mem_size(shadow_mem_size),
.memory_init(shadow_mem_init),
.memory_file(shadow_mem_file),
.mode(mode))
shadow_mem0 (
.wbs_dat_i(wbs_dat_i),
/trunk/rtl/verilog/wb.v
957,6 → 957,7
.adr_width(shadow_mem_adr_width),
.mem_size(shadow_mem_size),
.memory_init(shadow_mem_init),
.memory_file(shadow_mem_file),
.mode(mode))
shadow_mem0 (
.wbs_dat_i(wbs_dat_i),
/trunk/rtl/verilog/versatile_library_altera.v
2728,6 → 2728,7
.adr_width(shadow_mem_adr_width),
.mem_size(shadow_mem_size),
.memory_init(shadow_mem_init),
.memory_file(shadow_mem_file),
.mode(mode))
shadow_mem0 (
.wbs_dat_i(wbs_dat_i),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.