OpenCores
URL https://opencores.org/ocsvn/zap/zap/trunk

Subversion Repositories zap

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /zap/trunk
    from Rev 32 to Rev 33
    Reverse comparison

Rev 32 → Rev 33

/src/ts/arm_test/Config.cfg
13,11 → 13,11
BP_DEPTH => 1024, # Branch predictor depth.
INSTR_FIFO_DEPTH => 4, # Instruction buffer depth.
STORE_BUFFER_DEPTH => 16, # Store buffer depth.
SYNTHESIS => 0, # 0 allows debug messages.
 
# Testbench configuration.
EXT_RAM_SIZE => 32768, # External RAM size.
SEED => -1, # Seed. Use -1 to use random seed.
SYNTHESIS => 0, # 0 allows debug messages.
DUMP_START => 2000, # Starting memory address from which to dump.
DUMP_SIZE => 200, # Length of dump in bytes.
MAX_CLOCK_CYCLES => 100000, # Clock cycles to run the simulation for.
/src/ts/factorial/Config.cfg
13,11 → 13,11
BP_DEPTH => 1024, # Branch predictor depth.
INSTR_FIFO_DEPTH => 4, # Instruction buffer depth.
STORE_BUFFER_DEPTH => 16, # Store buffer depth.
SYNTHESIS => 0, # 0 allows debug messages.
 
# Testbench configuration.
EXT_RAM_SIZE => 32768, # External RAM size.
SEED => -1, # Seed. Use -1 to use random seed.
SYNTHESIS => 0, # 0 allows debug messages.
DUMP_START => 2000, # Starting memory address from which to dump.
DUMP_SIZE => 200, # Length of dump in bytes.
MAX_CLOCK_CYCLES => 100000, # Clock cycles to run the simulation for.
/src/ts/factorial/Description.txt
1,7 → 1,6
This test mainly runs a program to find factorial of 5 and write
the value 3.14 to a memory location. IRQ/FIQ is available and simply
does a push, modify and pop back of registers. At the end an
SWI is called which performs a bunch of multiplications and
serial load/store. This setup uses the MMU but is set up for
identity mapping using sections.
the value 3.14 to a memory location. This setup uses the MMU but is set up for
identity mapping using sections. IRQs are generated using the timer in the
testbench. At the end an SWI is called which performs a bunch of multiplications
and serial load/store.
 
/src/ts/uart/Config.cfg
13,11 → 13,11
BP_DEPTH => 1024, # Branch predictor depth.
INSTR_FIFO_DEPTH => 4, # Instruction buffer depth.
STORE_BUFFER_DEPTH => 16, # Store buffer depth.
SYNTHESIS => 0, # 0 allows debug messages.
 
# Testbench configuration.
EXT_RAM_SIZE => 32768, # External RAM size.
SEED => -1, # Seed. Use -1 to use random seed.
SYNTHESIS => 0, # 0 allows debug messages.
DUMP_START => 2000, # Starting memory address from which to dump.
DUMP_SIZE => 200, # Length of dump in bytes.
IRQ_EN => 0, # Make this 1 to enable IRQ signal from TB.

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.