URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 1611 |
Rev 1765 |
MEMORY
|
MEMORY
|
{
|
{
|
except : ORIGIN = 0x00000000, LENGTH = 0x00002000
|
except : ORIGIN = 0x00000000, LENGTH = 0x00002000
|
flash : ORIGIN = 0xf0000000, LENGTH = 0x00200000
|
flash : ORIGIN = 0xf0000000, LENGTH = 0x00200000
|
ram : ORIGIN = 0x00002000, LENGTH = 0x001fe000
|
ram : ORIGIN = 0x00002000, LENGTH = 0x001fe000
|
}
|
}
|
|
|
SECTIONS
|
SECTIONS
|
{
|
{
|
.reset :
|
.reset :
|
{
|
{
|
*(.reset)
|
*(.reset)
|
_src_beg = .;
|
_src_beg = .;
|
} > flash
|
} > flash
|
.text :
|
.text :
|
AT ( ADDR (.reset) + SIZEOF (.reset) )
|
AT ( ADDR (.reset) + SIZEOF (.reset) )
|
{
|
{
|
_dst_beg = .;
|
_dst_beg = .;
|
*(.text)
|
*(.text)
|
} > ram
|
} > ram
|
.data :
|
.data :
|
AT ( ADDR (.reset) + SIZEOF (.reset) + SIZEOF (.text) )
|
AT ( ADDR (.reset) + SIZEOF (.reset) + SIZEOF (.text) )
|
{
|
{
|
*(.data)
|
*(.data)
|
*(.rodata)
|
*(.rodata)
|
_dst_end = .;
|
_dst_end = .;
|
} > ram
|
} > ram
|
.bss :
|
.bss :
|
{
|
{
|
*(.bss)
|
*(.bss)
|
} > ram
|
} > ram
|
.stack ALIGN(0x10) (NOLOAD):
|
.stack ALIGN(0x10) (NOLOAD):
|
{
|
{
|
*(.stack)
|
*(.stack)
|
_ram_end = .;
|
_ram_end = .;
|
} > ram
|
} > ram
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.