OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_22/] [or1200/] [rtl/] [verilog/] [or1200_qmem_top.v] - Diff between revs 1172 and 1214

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1172 Rev 1214
Line 45... Line 45...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.1.2.1  2003/07/08 15:45:26  lampret
 
// Added embedded memory QMEM.
 
//
//
//
 
 
// synopsys translate_off
// synopsys translate_off
`include "timescale.v"
`include "timescale.v"
// synopsys translate_on
// synopsys translate_on
Line 66... Line 69...
        // Rst, clk and clock control
        // Rst, clk and clock control
        clk, rst,
        clk, rst,
 
 
`ifdef OR1200_BIST
`ifdef OR1200_BIST
        // RAM BIST
        // RAM BIST
        scanb_rst, scanb_si, scanb_so, scanb_en, scanb_clk,
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
`endif
 
 
        // QMEM and CPU/IMMU
        // QMEM and CPU/IMMU
        qmemimmu_adr_i,
        qmemimmu_adr_i,
        qmemimmu_cycstb_i,
        qmemimmu_cycstb_i,
Line 130... Line 133...
 
 
`ifdef OR1200_BIST
`ifdef OR1200_BIST
//
//
// RAM BIST
// RAM BIST
//
//
input                           scanb_rst,
input mbist_si_i;
                                scanb_si,
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
                                scanb_en,
output mbist_so_o;
                                scanb_clk;
 
output                          scanb_so;
 
`endif
`endif
 
 
//
//
// QMEM and CPU/IMMU
// QMEM and CPU/IMMU
//
//
Line 368... Line 369...
or1200_spram_2048x32 or1200_qmem_ram(
or1200_spram_2048x32 or1200_qmem_ram(
        .clk(clk),
        .clk(clk),
        .rst(rst),
        .rst(rst),
`ifdef OR1200_BIST
`ifdef OR1200_BIST
        // RAM BIST
        // RAM BIST
        .scanb_rst(scanb_rst),
        .mbist_si_i(mbist_si_i),
        .scanb_si(scanb_si),
        .mbist_so_o(mbist_so_o),
        .scanb_so(scanb_so),
        .mbist_ctrl_i(mbist_ctrl_i),
        .scanb_en(scanb_en),
 
        .scanb_clk(scanb_clk),
 
`endif
`endif
        .addr(qmem_addr[12:2]),
        .addr(qmem_addr[12:2]),
        .ce(qmem_en),
        .ce(qmem_en),
        .we(qmem_we),
        .we(qmem_we),
        .oe(1'b1),
        .oe(1'b1),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.