OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [mkfiles/] [def_rules.mk] - Diff between revs 66 and 81

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 66 Rev 81
Line 22... Line 22...
include $(MKFRAGS)/def_cmds.mk
include $(MKFRAGS)/def_cmds.mk
 
 
#===================================================================
#===================================================================
# TRANSLATE RULES
# TRANSLATE RULES
 
 
#   RULE: .asm => .S19
#   RULE: .asm => .s19
# Assemble 6809 source into S19 record file
# Assemble 6809 source into S19 record file
%.S19: %.asm
%.s19: %.asm
        @$(ECHO)
        @$(ECHO)
        @$(ECHO) "======= Running 6809 assembler to generate ROM code  ================"
        @$(ECHO) "======= Running 6809 assembler to generate ROM code  ================"
        $(ASM) $(notdir $<)  >$(basename $@).lst
        $(ASM) $(notdir $<)  >$(basename $@).lst
 
 
#   RULE: .S19 => .vhd
#   RULE: .s19 => .vhd
# Build a VHDL file instantiated BRAMS initialized with the source from a S19 file
# Build a VHDL file instantiated BRAMS initialized with the source from a S19 file
%.vhd: %.S19
%.vhd: %.s19
        @$(ECHO)
        @$(ECHO)
        @$(ECHO) "======= Generating Xilinx block RAM to hold ROM code ================"
        @$(ECHO) "======= Generating Xilinx block RAM to hold ROM code ================"
        $(s19tovhd) $< $@ $(ENTITY) $(ADDRS)
        $(s19tovhd) $< $@ $(ENTITY) $(ADDRS)
        $(CAT) $(TOP_RAM) >>$@
        $(CAT) $(TOP_RAM) >>$@
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.