OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture/] [trunk/] [src/] [io.vhd] - Diff between revs 2 and 22

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 22
Line 142... Line 142...
            if (I_CLR = '1') then
            if (I_CLR = '1') then
                L_RX_INT_ENABLED  <= '0';
                L_RX_INT_ENABLED  <= '0';
                L_TX_INT_ENABLED  <= '0';
                L_TX_INT_ENABLED  <= '0';
            elsif (I_WE_IO = '1') then
            elsif (I_WE_IO = '1') then
                case I_ADR_IO is
                case I_ADR_IO is
                    when X"38"  => Q_7_SEGMENT <= I_DIN(6 downto 0);    -- PORTB
                    when X"38"  => -- PORTB
 
                                   Q_7_SEGMENT <= I_DIN(6 downto 0);
                                   L_LEDS <= not L_LEDS;
                                   L_LEDS <= not L_LEDS;
                    when X"40"  =>  -- handled by uart
                    when X"2A"  => -- UCSRB
                    when X"41"  =>  -- handled by uart
                                   L_RX_INT_ENABLED <= I_DIN(7);
                    when X"43"  => L_RX_INT_ENABLED <= I_DIN(0);
                                   L_TX_INT_ENABLED <= I_DIN(6);
                                   L_TX_INT_ENABLED <= I_DIN(1);
                    when X"2B"  => -- UCSRA:       handled by uart
 
                    when X"2C"  => -- UDR:         handled by uart
 
                    when X"40"  => -- UCSRC/UBRRH: (ignored)
                    when others =>
                    when others =>
                end case;
                end case;
            end if;
            end if;
        end if;
        end if;
    end process;
    end process;

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.