OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_wishbone.v] - Diff between revs 321 and 323

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 321 Rev 323
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.55  2004/04/26 15:26:23  igorm
 
// - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
 
//   previous update of the core.
 
// - TxBDAddress is set to 0 after the TX is enabled in the MODER register.
 
// - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
 
//   register. (thanks to Mathias and Torbjorn)
 
// - Multicast reception was fixed. Thanks to Ulrich Gries
 
//
// Revision 1.54  2003/11/12 18:24:59  tadejm
// Revision 1.54  2003/11/12 18:24:59  tadejm
// WISHBONE slave changed and tested from only 32-bit accesss to byte access.
// WISHBONE slave changed and tested from only 32-bit accesss to byte access.
//
//
// Revision 1.53  2003/10/17 07:46:17  markom
// Revision 1.53  2003/10/17 07:46:17  markom
// mbist signals updated according to newest convention
// mbist signals updated according to newest convention
Line 659... Line 667...
  else
  else
    begin
    begin
      WbEn_q <=#Tp WbEn;
      WbEn_q <=#Tp WbEn;
      RxEn_q <=#Tp RxEn;
      RxEn_q <=#Tp RxEn;
      TxEn_q <=#Tp TxEn;
      TxEn_q <=#Tp TxEn;
 
      r_TxEn_q <=#Tp r_TxEn;
      r_RxEn_q <=#Tp r_RxEn;
      r_RxEn_q <=#Tp r_RxEn;
    end
    end
end
end
 
 
// Changes for tx occur every second clock. Flop is used for this manner.
// Changes for tx occur every second clock. Flop is used for this manner.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.