URL
https://opencores.org/ocsvn/ethmac/ethmac/trunk
[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Diff between revs 229 and 239
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 229 |
Rev 239 |
| Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.43 2002/10/18 20:53:34 mohor
|
|
// case changed to casex.
|
|
//
|
// Revision 1.42 2002/10/18 17:04:20 tadejm
|
// Revision 1.42 2002/10/18 17:04:20 tadejm
|
// Changed BIST scan signals.
|
// Changed BIST scan signals.
|
//
|
//
|
// Revision 1.41 2002/10/18 15:42:09 tadejm
|
// Revision 1.41 2002/10/18 15:42:09 tadejm
|
// Igor added WB burst support and repaired BUG when handling TX under-run and retry.
|
// Igor added WB burst support and repaired BUG when handling TX under-run and retry.
|
| Line 2385... |
Line 2388... |
|
|
wire TxError;
|
wire TxError;
|
assign TxError = TxUnderRun | RetryLimit | LateCollLatched | CarrierSenseLost;
|
assign TxError = TxUnderRun | RetryLimit | LateCollLatched | CarrierSenseLost;
|
|
|
wire RxError;
|
wire RxError;
|
assign RxError = |RxStatusInLatched[6:0];
|
|
|
// ShortFrame (RxStatusInLatched[2]) can not set an error because short frames
|
|
// are aborted when signal r_RecSmall is set to 0 in MODER register.
|
|
assign RxError = (|RxStatusInLatched[6:3]) | (|RxStatusInLatched[1:0]);
|
|
|
// Tx Done Interrupt
|
// Tx Done Interrupt
|
always @ (posedge WB_CLK_I or posedge Reset)
|
always @ (posedge WB_CLK_I or posedge Reset)
|
begin
|
begin
|
if(Reset)
|
if(Reset)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.