Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.52 2003/01/30 14:51:31 mohor
|
|
// Reset has priority in some flipflops.
|
|
//
|
// Revision 1.51 2003/01/30 13:36:22 mohor
|
// Revision 1.51 2003/01/30 13:36:22 mohor
|
// A new bug (entered with previous update) fixed. When abort occured sometimes
|
// A new bug (entered with previous update) fixed. When abort occured sometimes
|
// data transmission was blocked.
|
// data transmission was blocked.
|
//
|
//
|
// Revision 1.50 2003/01/22 13:49:26 tadejm
|
// Revision 1.50 2003/01/22 13:49:26 tadejm
|
Line 273... |
Line 276... |
|
|
// Bist
|
// Bist
|
`ifdef ETH_BIST
|
`ifdef ETH_BIST
|
,
|
,
|
// debug chain signals
|
// debug chain signals
|
scanb_rst, // bist scan reset
|
mbist_si_i, // bist scan serial in
|
scanb_clk, // bist scan clock
|
mbist_so_o, // bist scan serial out
|
scanb_si, // bist scan serial in
|
mbist_ctrl_i // bist chain shift control
|
scanb_so, // bist scan serial out
|
|
scanb_en // bist scan shift enable
|
|
`endif
|
`endif
|
|
|
|
|
|
|
);
|
);
|
Line 378... |
Line 379... |
output Busy_IRQ;
|
output Busy_IRQ;
|
|
|
|
|
// Bist
|
// Bist
|
`ifdef ETH_BIST
|
`ifdef ETH_BIST
|
input scanb_rst; // bist scan reset
|
input mbist_si_i; // bist scan serial in
|
input scanb_clk; // bist scan clock
|
output mbist_so_o; // bist scan serial out
|
input scanb_si; // bist scan serial in
|
input [`ETH_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i; // bist chain shift control
|
output scanb_so; // bist scan serial out
|
|
input scanb_en; // bist scan shift enable
|
|
`endif
|
`endif
|
|
|
reg TxB_IRQ;
|
reg TxB_IRQ;
|
reg TxE_IRQ;
|
reg TxE_IRQ;
|
reg RxB_IRQ;
|
reg RxB_IRQ;
|
Line 534... |
Line 533... |
// Generic synchronous single-port RAM interface
|
// Generic synchronous single-port RAM interface
|
eth_spram_256x32 bd_ram (
|
eth_spram_256x32 bd_ram (
|
.clk(WB_CLK_I), .rst(Reset), .ce(ram_ce), .we(ram_we), .oe(ram_oe), .addr(ram_addr), .di(ram_di), .do(ram_do)
|
.clk(WB_CLK_I), .rst(Reset), .ce(ram_ce), .we(ram_we), .oe(ram_oe), .addr(ram_addr), .di(ram_di), .do(ram_do)
|
`ifdef ETH_BIST
|
`ifdef ETH_BIST
|
,
|
,
|
.scanb_rst (scanb_rst),
|
.mbist_si_i (mbist_si_i),
|
.scanb_clk (scanb_clk),
|
.mbist_so_o (mbist_so_o),
|
.scanb_si (scanb_si),
|
.mbist_ctrl_i (mbist_ctrl_i)
|
.scanb_so (scanb_so),
|
|
.scanb_en (scanb_en)
|
|
`endif
|
`endif
|
);
|
);
|
|
|
assign ram_ce = 1'b1;
|
assign ram_ce = 1'b1;
|
assign ram_we = BDWrite & WbEn & WbEn_q | TxStatusWrite | RxStatusWrite;
|
assign ram_we = BDWrite & WbEn & WbEn_q | TxStatusWrite | RxStatusWrite;
|