OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] [i2c_master_bit_ctrl.vhd] - Diff between revs 59 and 60

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 59 Rev 60
Line 35... Line 35... 
----                                                             ----
 
----                                                             ----
 
---------------------------------------------------------------------
 
---------------------------------------------------------------------
 
 
 
 
 
--  CVS Log
 
--  CVS Log
 
--
 
--
 
--  $Id: i2c_master_bit_ctrl.vhd,v 1.13 2006-10-06 10:48:24 rherveille Exp $
 
--  $Id: i2c_master_bit_ctrl.vhd,v 1.14 2006-10-11 12:10:13 rherveille Exp $
 
--
 
--
 
--  $Date: 2006-10-06 10:48:24 $
 
--  $Date: 2006-10-11 12:10:13 $
 
--  $Revision: 1.13 $
 
--  $Revision: 1.14 $
 
--  $Author: rherveille $
 
--  $Author: rherveille $
 
--  $Locker:  $
 
--  $Locker:  $
 
--  $State: Exp $
 
--  $State: Exp $
 
--
 
--
 
-- Change History:
 
-- Change History:
 
--               $Log: not supported by cvs2svn $
 
--               $Log: not supported by cvs2svn $
 
 
 
--               Revision 1.13  2006/10/06 10:48:24  rherveille
 
 
 
--               fixed short scl high pulse after clock stretch
 
 
 
--
 
--               Revision 1.12  2004/05/07 11:53:31  rherveille
 
--               Revision 1.12  2004/05/07 11:53:31  rherveille
 
--               Fixed previous fix :) Made a variable vs signal mistake.
 
--               Fixed previous fix :) Made a variable vs signal mistake.
 
--
 
--
 
--               Revision 1.11  2004/05/07 11:04:00  rherveille
 
--               Revision 1.11  2004/05/07 11:04:00  rherveille
 
--               Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
 
--               Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.
Line 206... Line 209... 
                cnt    <= cnt;
 
                cnt    <= cnt;
 
                clk_en <= '0';
 
                clk_en <= '0';
 
              else
 
              else
 
                cnt    <= cnt -1;
 
                cnt    <= cnt -1;
 
                clk_en <= '0';
 
                clk_en <= '0';
 
              end if
 
              end if;
 
            end if
 
            end if;
 
        end process gen_clken;
 
        end process gen_clken;
 
 
 
 
 
 
 
 
 
        -- generate bus status controller
 
        -- generate bus status controller
 
        bus_status_ctrl: block
 
        bus_status_ctrl: block

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.