OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [backend/] [spartan3a_dsp_kit/] [minsoc_bench_defines.v] - Diff between revs 69 and 70

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 69 Rev 70
 
 
`timescale 1ns/100ps
 
 
 
//set RTL for simulation, override FPGA specific definitions (JTAG TAP, MEMORY and CLOCK DIVIDER)
//set RTL for simulation, override FPGA specific definitions (JTAG TAP, MEMORY and CLOCK DIVIDER)
`define GENERIC_FPGA
`define GENERIC_FPGA
`define MEMORY_MODEL        //simulation uses a memory model enabling INITIALIZE_MEMORY_MODEL. If you comment this, START_UP might be interesting.
`define MEMORY_MODEL        //simulation uses a memory model enabling INITIALIZE_MEMORY_MODEL. If you comment this, START_UP might be interesting.
`define NO_CLOCK_DIVISION   //if commented out, generic clock division is implemented (odd divisors are rounded down)
`define NO_CLOCK_DIVISION   //if commented out, generic clock division is implemented (odd divisors are rounded down)
//~set RTL for simulation, override FPGA specific definitions (JTAG TAP, MEMORY and CLOCK DIVIDER)
//~set RTL for simulation, override FPGA specific definitions (JTAG TAP, MEMORY and CLOCK DIVIDER)
 
 
`define FREQ_NUM_FOR_NS 1000000000
`define FREQ_NUM_FOR_NS 1000000000
 
 
`define FREQ 25000000
`define FREQ 25000000
`define CLK_PERIOD (`FREQ_NUM_FOR_NS/`FREQ)
`define CLK_PERIOD (`FREQ_NUM_FOR_NS/`FREQ)
 
 
`define ETH_PHY_FREQ  25000000
`define ETH_PHY_FREQ  25000000
`define ETH_PHY_PERIOD  (`FREQ_NUM_FOR_NS/`ETH_PHY_FREQ)    //40ns
`define ETH_PHY_PERIOD  (`FREQ_NUM_FOR_NS/`ETH_PHY_FREQ)    //40ns
 
 
`define UART_BAUDRATE 115200
`define UART_BAUDRATE 115200
 
 
`define VPI_DEBUG
`define VPI_DEBUG
 
 
//`define VCD_OUTPUT
//`define VCD_OUTPUT
 
 
//`define START_UP                                              //pass firmware over spi to or1k_startup
//`define START_UP                                              //pass firmware over spi to or1k_startup
 
 
`define INITIALIZE_MEMORY_MODEL                 //instantaneously initialize memory model with firmware
`define INITIALIZE_MEMORY_MODEL                 //instantaneously initialize memory model with firmware
                                                                                //only use with the memory model. 
                                                                                //only use with the memory model. 
                                        //If you use the original memory (`define MEMORY_MODEL 
                                        //If you use the original memory (`define MEMORY_MODEL 
                                        //commented out), comment this too.
                                        //commented out), comment this too.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.